Legal claims defining the scope of protection. Each claim is shown in both the original legal language and a plain English translation.
1. A semiconductor apparatus comprising: first transmitters allocated to a first data byte; second transmitters allocated to a second data byte; a switching circuit configured to couple a ground terminal with a power supply node of each of the second transmitters when a control signal has a first value, and couple a power supply terminal with the power supply node of each of the second transmitters when the control signal has a second value, and a voltage detection circuit configured to generate the control signal depending on a result of detecting voltages of the output nodes of the second transmitters.
This invention relates to semiconductor apparatuses, specifically those involving data transmission circuits with power management features. The apparatus includes multiple transmitters divided into two groups: first transmitters allocated to a first data byte and second transmitters allocated to a second data byte. A switching circuit dynamically controls the power supply nodes of the second transmitters based on a control signal. When the control signal has a first value, the switching circuit connects the ground terminal to the power supply nodes of the second transmitters, effectively disabling them. When the control signal has a second value, the switching circuit connects a power supply terminal to the power supply nodes, enabling the second transmitters. A voltage detection circuit monitors the output nodes of the second transmitters and generates the control signal based on the detected voltages. This allows the apparatus to selectively power down or activate the second transmitters depending on the voltage conditions at their outputs, optimizing power consumption while maintaining data transmission functionality. The system ensures efficient power management by dynamically adjusting the power supply to the second transmitters based on real-time voltage detection, reducing unnecessary power usage when the transmitters are not actively transmitting data.
2. The semiconductor apparatus according to claim 1 , wherein output nodes of the second transmitters are floated if the second data byte is deactivated.
A semiconductor apparatus includes a plurality of transmitters for transmitting data bytes, where the transmitters are divided into first transmitters and second transmitters. The first transmitters are configured to transmit a first data byte, and the second transmitters are configured to transmit a second data byte. The apparatus includes a control circuit that deactivates the second data byte when a specific condition is met, such as when the second data byte is not needed or to reduce power consumption. When the second data byte is deactivated, the output nodes of the second transmitters are floated, meaning they are disconnected from any driving voltage or ground, preventing unnecessary power dissipation and signal interference. This floating state ensures that the second transmitters do not consume power or generate unwanted signals when inactive, improving energy efficiency and signal integrity in the semiconductor device. The apparatus may be used in high-speed data transmission systems where selective activation of data bytes is required to optimize performance and reduce power consumption.
3. The semiconductor apparatus according to claim 1 , wherein the control signal has different values depending on whether or not the second data byte is activated depending on a data input/output structure.
A semiconductor apparatus includes a data input/output structure that processes data bytes, where a control signal dynamically adjusts based on whether a second data byte is activated. The apparatus is designed to optimize data handling in integrated circuits, particularly in systems where multiple data bytes are processed simultaneously. The control signal varies its value depending on the activation state of the second data byte, ensuring efficient data transfer and synchronization. This dynamic adjustment prevents conflicts and improves performance by adapting to different data configurations. The apparatus may include additional components, such as a data buffer or a timing circuit, to support the control signal's functionality. The invention addresses challenges in high-speed data processing, where static control signals can lead to inefficiencies or errors. By dynamically modifying the control signal, the apparatus ensures reliable and optimized data operations across various input/output structures. The solution is particularly useful in memory devices, processors, and other semiconductor systems requiring precise data management.
4. The semiconductor apparatus according to claim 1 , wherein the switching circuit is configured to couple the ground terminal with the power supply node of each of the second transmitters depending on the control signal, if the second data byte is deactivated depending on the data input/output structure.
This invention relates to semiconductor apparatuses, specifically those used in high-speed data transmission systems. The problem addressed is the inefficient power consumption in semiconductor devices that handle multiple data channels, particularly when some channels are inactive. The invention provides a solution by dynamically managing power supply connections to inactive data transmitters to reduce unnecessary power consumption. The semiconductor apparatus includes multiple transmitters, each with a power supply node and a ground terminal. A switching circuit is connected to these components and is controlled by a control signal. When a data byte associated with a transmitter is deactivated, the switching circuit couples the ground terminal of that transmitter to its power supply node. This effectively disconnects the inactive transmitter from the power supply, reducing power consumption. The switching circuit operates based on the state of the data input/output structure, ensuring that only active transmitters remain powered. This dynamic power management improves energy efficiency in semiconductor devices without compromising performance for active data channels. The invention is particularly useful in systems where multiple data channels are frequently activated or deactivated, such as in high-speed communication interfaces.
5. The semiconductor apparatus according to claim 4 , wherein the data input/output structure is classified depending on the number of data to be outputted according to one command.
A semiconductor apparatus includes a data input/output structure that dynamically classifies data output based on the number of data items to be transmitted in response to a single command. The apparatus is designed to optimize data transfer efficiency in memory or storage systems by adjusting the input/output configuration according to the data volume specified by a command. This classification ensures that the apparatus can handle varying data loads without performance degradation, improving overall system responsiveness. The apparatus may include multiple data channels or buffers that are selectively activated or deactivated based on the command requirements, allowing for flexible and scalable data handling. By dynamically adapting the input/output structure, the apparatus minimizes latency and maximizes throughput, particularly in high-performance computing or real-time processing applications where efficient data management is critical. The classification mechanism may involve hardware-based logic or firmware-controlled configurations to ensure rapid adaptation to different data transfer scenarios. This approach enhances the versatility of the semiconductor apparatus, making it suitable for applications requiring variable data throughput, such as artificial intelligence, high-speed networking, or embedded systems.
6. The semiconductor apparatus according to claim 1 , wherein the control signal is generated by using a mode register set, a fuse set or an option pad.
A semiconductor apparatus includes a memory device with a control signal generation mechanism that dynamically adjusts operational parameters. The apparatus addresses the need for flexible configuration in memory devices to optimize performance, power consumption, or reliability based on different operating conditions or user requirements. The control signal, which governs the behavior of the memory device, is generated using a mode register set, a fuse set, or an option pad. The mode register set allows software-based configuration by storing settings in registers that can be read or modified during operation. The fuse set provides hardware-based configuration through one-time programmable fuses, enabling permanent adjustments to the memory device's behavior. The option pad offers a physical interface for manual configuration, allowing direct electrical connections to set specific operational modes. These mechanisms ensure adaptability in memory devices, accommodating various use cases without requiring hardware redesign. The apparatus is particularly useful in integrated circuits where dynamic or static configuration of memory parameters is essential for efficiency and functionality.
7. A semiconductor apparatus comprising: a first die divided into a plurality of channels; a second die divided into a plurality of channels, wherein each of channels of the first die and the second die includes first transmitters for outputting a first data byte and second transmitters for outputting a second data byte, a switching circuit configured to couple power supply nodes of the first transmitters and the second transmitters with a power supply terminal or a ground terminal depending on a control signal; and a voltage detection circuit configured to generate the control signal depending on a result of detecting voltages of the output nodes of the second transmitters.
This invention relates to semiconductor apparatuses designed to optimize power consumption in high-speed data transmission systems. The problem addressed is the inefficiency in power usage during data transmission, particularly when transmitters are idle or transmitting low-signal-level data. The apparatus includes a first die and a second die, each divided into multiple channels. Each channel contains first transmitters for outputting a first data byte and second transmitters for outputting a second data byte. A switching circuit dynamically couples the power supply nodes of these transmitters to either a power supply terminal or a ground terminal based on a control signal. This switching mechanism reduces power consumption by selectively powering down transmitters when they are inactive or transmitting low-signal-level data. A voltage detection circuit monitors the output nodes of the second transmitters and generates the control signal based on the detected voltages. When the detected voltage indicates low activity, the switching circuit disconnects the power supply, conserving energy. This design ensures efficient power management while maintaining data integrity during high-speed transmission. The apparatus is particularly useful in applications requiring low-power operation, such as mobile devices and energy-efficient computing systems.
8. The semiconductor apparatus according to claim 7 , wherein any one of the first data byte and the second data byte is deactivated according to a data input/output structure.
A semiconductor apparatus is designed to optimize data handling in integrated circuits by selectively deactivating one of two data bytes based on the data input/output (I/O) structure. This approach improves efficiency and reduces power consumption by dynamically adjusting data transmission paths. The apparatus includes a data processing unit that manages the first and second data bytes, where either byte can be deactivated depending on the I/O configuration. This selective deactivation ensures compatibility with different data transfer protocols and architectures, allowing the device to adapt to varying operational requirements. The apparatus may also include a control module that determines which byte to deactivate based on real-time data flow conditions, further enhancing performance. By minimizing unnecessary data transmission, the system reduces energy usage and improves overall system efficiency. This design is particularly useful in high-speed data processing applications where power management and adaptability are critical. The apparatus can be integrated into various semiconductor devices, including memory controllers, processors, and communication interfaces, to optimize data handling and reduce operational overhead.
9. The semiconductor apparatus according to claim 8 , wherein the data input/output structure is classified depending on the number of data to be outputted according to one read command.
A semiconductor apparatus includes a data input/output (I/O) structure designed to optimize data transfer efficiency. The apparatus addresses the challenge of managing varying data output demands in memory systems, where different read commands may require different amounts of data to be retrieved. The data I/O structure is dynamically classified based on the number of data units to be output in response to a single read command. This classification allows the apparatus to adapt its data handling mechanisms, such as buffer allocation, signal routing, or timing control, to match the specific data output requirements of each command. By tailoring the I/O structure to the data volume, the apparatus improves throughput, reduces latency, and enhances overall system performance. The classification may involve configuring multiple parallel data paths, adjusting data bus widths, or activating specific I/O circuits based on the command's data output specification. This adaptive approach ensures efficient resource utilization and minimizes unnecessary power consumption, making the semiconductor apparatus suitable for high-performance computing, memory storage, and other data-intensive applications.
10. The semiconductor apparatus according to claim 7 , wherein output nodes of the second transmitters are floated if the second data byte is deactivated.
A semiconductor apparatus includes a plurality of transmitters configured to transmit data bytes over a communication interface. The apparatus comprises first transmitters for transmitting a first data byte and second transmitters for transmitting a second data byte. The second transmitters are selectively activated or deactivated based on the state of the second data byte. When the second data byte is deactivated, the output nodes of the second transmitters are floated, meaning they are disconnected from any driving voltage or ground, preventing them from driving the communication interface. This floating state reduces power consumption and avoids unnecessary signal interference when the second data byte is inactive. The apparatus may be used in high-speed communication systems where selective activation of data transmitters is required to optimize performance and energy efficiency. The floating mechanism ensures that inactive transmitters do not introduce noise or signal degradation, maintaining signal integrity for the active data bytes. The design is particularly useful in multi-byte data transmission systems where not all data bytes are always active.
11. The semiconductor apparatus according to claim 7 , wherein the control signal is generated by using a mode register set, a fuse set, or an option pad.
A semiconductor apparatus includes a memory device with a control signal generation mechanism that adjusts operational parameters of the memory device. The control signal is generated using a mode register set, a fuse set, or an option pad, allowing flexible configuration of the memory device's behavior. The mode register set enables software-based control by storing configuration data in registers, while the fuse set provides hardware-based configuration through one-time programmable fuses. The option pad allows for external pin-based configuration. These mechanisms enable dynamic or static adjustments to memory operations, such as timing, voltage levels, or power states, to optimize performance, power efficiency, or reliability. The apparatus may be part of a larger integrated circuit, such as a memory controller or a system-on-chip, where precise control over memory behavior is critical for efficient data processing. The invention addresses the need for adaptable memory configurations in modern semiconductor designs, where fixed settings may not suffice for varying operational conditions or application requirements.
Unknown
July 14, 2020
Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.