Legal claims defining the scope of protection. Each claim is shown in both the original legal language and a plain English translation.
1. An electronic device comprising: a display comprising: a pixel array comprising a plurality of pixel groups; and gate on array circuitry comprising: a first driver configured to receive a first clock signal and a first gate-enable signal, and provide a first driving output to a first pixel group of the plurality of pixel groups; a second driver configured to receive a second clock signal and the first gate-enable signal, and provide a second driving output to a second pixel group of the plurality of pixel groups; a bootstrapping capacitor coupled to the first driver and the second driver, wherein the bootstrapping capacitor is configured to facilitate operations of the first driver and the second driver; and a first shift register configured to generate the first gate-enable signal.
This invention relates to electronic devices with display panels, specifically addressing the challenge of efficiently driving pixel arrays in displays using gate-on-array (GOA) circuitry. The device includes a display with a pixel array divided into multiple pixel groups, each controlled by dedicated drivers. A first driver receives a first clock signal and a first gate-enable signal to drive a first pixel group, while a second driver receives a second clock signal and the same gate-enable signal to drive a second pixel group. A bootstrapping capacitor is connected to both drivers to enhance their operational stability and performance. Additionally, a shift register generates the gate-enable signal, coordinating the timing of the drivers. The design aims to improve display driving efficiency, reduce power consumption, and enhance reliability by leveraging shared control signals and bootstrapping techniques. The GOA circuitry integrates the drivers and shift register directly on the display panel, minimizing external components and simplifying the overall system architecture. This approach is particularly useful in modern displays requiring precise timing and low-power operation.
2. The electronic device of claim 1 , wherein each pixel group of the plurality of pixel groups comprise a row of pixels.
The invention relates to electronic devices with display systems, specifically addressing the arrangement and control of pixel groups to improve display performance. The problem being solved involves optimizing pixel configurations to enhance image quality, reduce power consumption, or improve manufacturing efficiency in electronic displays. The electronic device includes a display with a plurality of pixel groups, where each pixel group consists of a row of pixels. These pixel groups are arranged in a structured manner to facilitate efficient control and operation of the display. The device may further include a controller configured to manage the activation and deactivation of these pixel groups, ensuring proper synchronization with the display's refresh rate and image rendering processes. The controller may also adjust the brightness or color output of individual pixel groups to enhance visual quality or reduce power usage. The arrangement of pixel groups in rows allows for simplified addressing and data transmission, reducing the complexity of the display's control circuitry. This configuration can also improve manufacturing yield by minimizing the number of interconnections required between pixels and the controller. Additionally, the device may incorporate techniques to compensate for variations in pixel performance, ensuring uniform display output across the screen. The overall design aims to provide a high-performance, energy-efficient display solution suitable for various electronic devices, including smartphones, tablets, and wearable devices.
3. The electronic device of claim 1 , wherein the first driver comprises a first gate driver output circuitry and the second driver comprises a second gate driver output circuitry.
This invention relates to electronic devices, specifically those involving gate driver circuits used in power electronics, such as inverters or motor control systems. The problem addressed is the need for efficient and reliable gate driver circuitry to control power switches, such as MOSFETs or IGBTs, in high-voltage applications. Traditional gate drivers often suffer from signal integrity issues, high power consumption, or limited scalability. The invention describes an electronic device with a first driver and a second driver, each containing dedicated gate driver output circuitry. The first gate driver output circuitry is designed to drive a first power switch, while the second gate driver output circuitry drives a second power switch. These gate driver circuits provide the necessary voltage and current to turn the power switches on and off rapidly and reliably. The separation of the first and second gate driver output circuitry allows for independent control of multiple power switches, improving system flexibility and performance. This design ensures precise timing and isolation between the drivers, reducing interference and enhancing overall system efficiency. The invention is particularly useful in applications requiring high-speed switching, such as electric vehicle motor drives or renewable energy converters.
4. The electronic device of claim 3 , wherein each gate driver output circuitry comprises an n-type metal oxide semiconductor (NMOS) output circuitry.
The invention relates to electronic devices, specifically integrated circuits with gate driver output circuitry. The problem addressed is the need for efficient and reliable switching in power management or signal driving applications, where traditional gate driver designs may suffer from performance limitations or compatibility issues with certain semiconductor technologies. The electronic device includes a plurality of gate driver output circuits, each configured to drive a load such as a power transistor or other switching element. Each gate driver output circuit is implemented using n-type metal oxide semiconductor (NMOS) output circuitry, which provides advantages in terms of switching speed, power efficiency, and integration density compared to alternative designs. The NMOS output circuitry may include one or more NMOS transistors configured to deliver the required drive current to the load. The use of NMOS transistors allows for high current drive capability and fast switching transitions, which are critical for applications requiring precise timing and low power dissipation. The gate driver output circuits may be part of a larger integrated circuit, such as a power management IC or a microcontroller, where they interface with external or internal loads. The NMOS-based design ensures compatibility with modern semiconductor processes and enables efficient operation in high-frequency or high-power applications. The invention improves upon prior art by leveraging NMOS transistors for gate driving, which offers better performance characteristics in terms of speed, efficiency, and scalability.
5. The electronic device of claim 1 , wherein the first driver comprises the bootstrapping capacitor, and wherein the bootstrapping capacitor is disposed between an output of the first driver and a transistor gate of a transistor of the first driver.
This invention relates to electronic devices, specifically to driver circuits used in integrated circuits. The problem addressed is the need for improved driver circuits that can provide stable and efficient signal switching, particularly in high-speed or high-power applications. Traditional driver circuits may suffer from signal degradation, voltage drops, or slow response times due to parasitic effects or insufficient voltage levels. The invention describes an electronic device with a driver circuit that includes a bootstrapping capacitor. The bootstrapping capacitor is connected between the output of the driver and the gate of a transistor within the driver. This configuration enhances the driver's performance by temporarily increasing the gate voltage of the transistor during switching, which improves the transistor's ability to fully turn on and off. The bootstrapping effect compensates for voltage drops caused by parasitic resistances and capacitances, ensuring faster and more reliable signal transitions. The driver circuit may be part of a larger system, such as a memory controller, a logic circuit, or a power management unit, where precise and efficient signal switching is critical. The bootstrapping capacitor's placement ensures that the driver can handle high-frequency signals without significant signal distortion or power loss. This design is particularly useful in applications requiring low-power operation and high-speed performance, such as in modern microprocessors, memory devices, or communication circuits. The invention provides a solution to the limitations of conventional driver circuits by incorporating a bootstrapping capacitor to enhance switching efficiency and reliability.
6. The electronic device of claim 1 , wherein the first shift register comprises a SET input and a RESET input, and wherein the first gate-enable signal comprises a high signal in response to the SET input receiving a high signal and the RESET input receiving a low signal.
This invention relates to electronic devices, specifically those incorporating shift registers with enhanced control mechanisms. The problem addressed is the need for precise and reliable signal generation in digital circuits, particularly in shift registers where accurate timing and state transitions are critical. The electronic device includes a first shift register with a SET input and a RESET input. The shift register generates a first gate-enable signal that transitions to a high state when the SET input receives a high signal and the RESET input receives a low signal. This ensures that the gate-enable signal is only activated under specific input conditions, preventing unintended state changes and improving circuit stability. The shift register may be part of a larger system, such as a digital logic circuit or a timing control module, where precise signal generation is essential for proper operation. The invention enhances the reliability of shift register-based systems by ensuring that the gate-enable signal is only asserted when the correct input conditions are met, reducing errors and improving performance.
7. The electronic device of claim 1 , wherein the first gate-enable signal is configured to drive the first driving output to the first clock signal and drive the second driving output to the second clock signal.
This invention relates to electronic devices, specifically to a circuit configuration for generating driving outputs based on clock signals. The problem addressed is the need for precise control of driving outputs in electronic circuits, particularly in applications requiring synchronized or phase-shifted signals. The device includes a first gate-enable signal that controls the routing of clock signals to driving outputs. The first gate-enable signal is configured to drive a first driving output to a first clock signal and a second driving output to a second clock signal. This ensures that the driving outputs are synchronized with the respective clock signals, enabling accurate timing control in the circuit. The first and second clock signals may be phase-shifted or otherwise related to achieve desired timing characteristics. The device may also include additional components, such as a second gate-enable signal, to further refine the control of the driving outputs. These signals can be used to selectively enable or disable the driving outputs based on specific conditions, improving flexibility and efficiency in the circuit's operation. The driving outputs can be used to control other components, such as switches or logic gates, in a larger electronic system. This configuration is particularly useful in applications requiring precise timing, such as data synchronization, clock distribution, or signal processing, where accurate control of driving outputs is essential for proper system functionality.
8. A display comprising: a display portion comprising at least a first pixel row, a second pixel row, and a third pixel row; and a bezel disposed along a periphery of the display portion, wherein the bezel comprises a first bezel portion and a second bezel portion located on an opposite side of the bezel relative to the first bezel portion; first gate on array (GOA) circuitry disposed in the first bezel portion, wherein the first GOA circuitry comprises a first plurality of logic units, wherein at least a first logic unit of the first plurality of logic units is configured to drive the first pixel row; and second GOA circuitry disposed in the second bezel portion, wherein the second GOA circuitry comprises a second plurality of logic units, wherein at least a second logic unit of the second plurality of logic units is configured to drive the third pixel row, and wherein at least the first logic unit of the first GOA and at least the second logic unit of the second GOA are configured to drive the second pixel row.
A display system addresses the challenge of integrating gate driver circuitry within the bezel of a display to minimize the bezel width while maintaining reliable pixel row driving. The display includes a display portion with at least three pixel rows and a bezel surrounding the display portion. The bezel is divided into two portions: a first bezel portion and a second bezel portion located on the opposite side of the bezel. The first bezel portion contains first gate-on-array (GOA) circuitry, which includes multiple logic units. At least one logic unit in the first GOA circuitry is configured to drive a first pixel row. Similarly, the second bezel portion contains second GOA circuitry with multiple logic units, where at least one logic unit drives a third pixel row. Notably, both the first and second GOA circuitry are configured to drive a second pixel row, allowing for redundant or cooperative driving of the same pixel row. This dual-drive configuration enhances reliability and flexibility in pixel row control while optimizing the bezel space. The design ensures efficient use of the bezel area, reducing the overall display footprint without compromising performance.
9. The display of claim 8 , wherein the first pixel row comprises a dummy pixel row.
A display system addresses the challenge of improving image quality and reducing power consumption in electronic displays, particularly in devices with limited processing capabilities. The system includes a display panel with multiple pixel rows, where at least one pixel row is designated as a dummy pixel row. This dummy pixel row is used to compensate for timing inaccuracies or signal delays that can occur during image rendering, ensuring smoother transitions between frames and reducing visual artifacts such as flickering or ghosting. The dummy pixel row may be positioned at the top or bottom of the display and is not visible to the user, allowing it to serve as a buffer for data processing without affecting the visible image. By incorporating this dummy pixel row, the display system enhances synchronization between the display driver and the panel, improving overall performance and energy efficiency. The technology is particularly useful in applications where precise timing and low power consumption are critical, such as in portable electronic devices or high-resolution displays.
10. The display of claim 8 , wherein the at least the first logic unit of the first plurality of logic units comprises: a shift register; a primary driver configured to receive a first gate-enable signal from the shift register and generate a first driver output to the second pixel row; and a secondary driver configured to receive the first gate-enable signal from the shift register and generate a second driver output to the first pixel row.
This invention relates to display technology, specifically addressing the challenge of efficiently driving pixel rows in a display panel. The invention provides a display system with an improved gate driver circuit that reduces power consumption and simplifies circuit design. The display includes a plurality of pixel rows and a gate driver circuit with multiple logic units. Each logic unit contains a shift register that generates gate-enable signals. The logic unit further includes a primary driver and a secondary driver, both receiving the same gate-enable signal from the shift register. The primary driver outputs a signal to a second pixel row, while the secondary driver outputs a signal to a first pixel row. This dual-driver configuration allows for sequential activation of adjacent pixel rows using a single gate-enable signal, reducing the number of control signals required and improving power efficiency. The system ensures synchronized driving of pixel rows while minimizing circuit complexity and power usage. The invention is particularly useful in high-resolution displays where efficient row driving is critical.
11. The display of claim 10 , wherein the primary driver comprises a respective bootstrapping capacitor disposed between an output of the primary driver and a gate of a transistor of the primary driver, wherein the at least the second logic unit of the second plurality of logic units comprises a second secondary driver, wherein the second secondary driver is configured to generate a third driver output to the second pixel row, and the second secondary driver does not comprise a bootstrapping capacitor.
This invention relates to display driver circuitry, specifically addressing power efficiency and performance in driving pixel rows within a display panel. The technology focuses on reducing power consumption and improving signal integrity in display driver circuits by selectively incorporating bootstrapping capacitors in primary drivers while omitting them in secondary drivers. The primary driver includes a bootstrapping capacitor connected between its output and the gate of a transistor within the driver. This capacitor enhances the voltage swing and drive strength, ensuring robust signal delivery to a pixel row. The secondary driver, however, lacks a bootstrapping capacitor, reducing its power consumption and complexity while still providing sufficient drive capability for its assigned pixel row. This design allows for optimized power distribution across the display, balancing performance and efficiency. The display system comprises multiple logic units, each associated with a pixel row. At least one logic unit includes a secondary driver that generates an output signal for its corresponding pixel row without using a bootstrapping capacitor. This configuration minimizes unnecessary power usage in secondary drivers while maintaining reliable display operation. The primary driver's bootstrapping capacitor ensures high-fidelity signal transmission, particularly for critical display functions, while secondary drivers operate with reduced power overhead. This approach improves overall display efficiency without compromising performance.
12. The display of claim 10 , wherein the at least the first logic unit of the first plurality of logic units comprises a SET input signal and a RESET input signal, and wherein the first gate-enable signal comprises a high signal in response to the SET input signal receiving a high signal and the RESET input signal receiving a low signal.
This invention relates to display systems, specifically addressing the need for efficient control of logic units within display circuitry to manage pixel states. The technology involves a display system with multiple logic units that control pixel states based on input signals. Each logic unit includes a SET input signal and a RESET input signal, which determine the state of a gate-enable signal. When the SET input signal is high and the RESET input signal is low, the gate-enable signal transitions to a high state, enabling the logic unit to control the corresponding pixel. This mechanism ensures precise and dynamic control over pixel activation, improving display performance and reducing power consumption by selectively enabling logic units based on input conditions. The system integrates these logic units into a larger display architecture, where their coordinated operation enhances overall display functionality. The invention focuses on optimizing signal processing within display circuitry to achieve efficient pixel state management.
13. The display of claim 12 , wherein the first plurality of logic units comprises a second logic unit configured to provide a carry output signal that is coupled to the SET input signal or the RESET input signal of the at least the first logic unit.
This invention relates to digital display systems, specifically to a display incorporating a plurality of logic units for controlling pixel states. The problem addressed is the need for efficient and reliable control of pixel states in displays, particularly in systems requiring rapid state transitions or complex logic operations. The display includes a first plurality of logic units, each configured to receive input signals and generate output signals to control pixel states. At least one logic unit in this plurality is designed to receive a SET input signal and a RESET input signal, which determine the state of the pixel. A second logic unit within the first plurality is configured to provide a carry output signal that is coupled to either the SET or RESET input of the first logic unit. This carry output signal enables cascading or chaining of logic operations, allowing for more complex state control and synchronization between multiple logic units. The carry output can be used to propagate state changes or trigger subsequent operations in adjacent or related logic units, improving the efficiency and flexibility of the display's control logic. This configuration is particularly useful in displays requiring dynamic state transitions, such as those used in high-speed imaging or adaptive display technologies.
14. A display comprising: a pixel array comprising a plurality of pixel rows; and a bezel disposed along a periphery of the pixel array, wherein the bezel comprises a first bezel portion that comprises a first bezel length; and first gate on array circuitry disposed in the first bezel portion, wherein the first gate on array circuitry comprises a plurality of logic units, wherein each logic unit of the plurality of logic units comprises a shift register coupled to a primary driver and a secondary driver; wherein the first bezel length comprises a gate on array length and the gate on array length comprises a percentage of the first bezel length that is smaller than a threshold percentage, and wherein at least one pixel row is coupled to a respective primary driver of the first gate on array circuitry and a respective secondary driver of a second gate on array circuitry.
This invention relates to display technology, specifically addressing the challenge of integrating gate-on-array (GOA) circuitry within the bezel of a display to reduce overall device size while maintaining reliable pixel row driving. The display includes a pixel array with multiple pixel rows and a bezel along its periphery. The bezel contains GOA circuitry, which is a type of driver circuitry that controls the pixel rows. The GOA circuitry is divided into multiple logic units, each consisting of a shift register connected to both a primary driver and a secondary driver. The primary driver is located in a first bezel portion, while the secondary driver may be in a second bezel portion. The length of the GOA circuitry occupies only a small percentage of the total bezel length, ensuring minimal bezel width. Each pixel row is connected to both a primary driver from the first GOA circuitry and a secondary driver from a second GOA circuitry, providing redundancy and fault tolerance. This design allows for a narrower bezel while maintaining reliable pixel row control, which is particularly useful in compact display applications.
15. The display of claim 14 , comprising: a second bezel portion of the bezel disposed on an opposite side of the pixel array from the first bezel portion, wherein the second bezel portion comprises the first bezel length; and the second gate on array circuitry disposed in the second bezel portion, wherein the second gate on array circuitry comprises a second plurality of logic units, wherein each logic unit of the second plurality of logic units comprises a second shift register coupled to a second primary driver and a second secondary driver.
This invention relates to display technology, specifically addressing the integration of gate-on-array (GOA) circuitry within the bezel of a display panel to reduce the overall bezel width. The problem being solved is the need for narrower bezels in displays while maintaining the functionality of the GOA circuitry, which traditionally occupies space in the bezel area. The invention describes a display with a pixel array and a bezel surrounding it, where the bezel includes multiple portions. A first bezel portion contains a first gate-on-array (GOA) circuitry with a plurality of logic units, each comprising a shift register coupled to a primary driver and a secondary driver. A second bezel portion, located on the opposite side of the pixel array, also contains GOA circuitry with a similar structure, including a second plurality of logic units, each with a shift register coupled to a primary and secondary driver. The second bezel portion has the same length as the first, ensuring symmetry and efficient use of space. This design allows for a more compact display by integrating the GOA circuitry within the bezel while maintaining the necessary driving capabilities for the display. The invention aims to minimize the bezel width without compromising the functionality of the display's control circuitry.
16. The display of claim 14 , wherein each primary driver comprises a gate driver output circuitry, wherein the gate driver output circuitry comprises a first bootstrapping capacitor coupled to an output of the primary driver and a transistor gate of a pull-up transistor of the gate driver output circuitry.
This invention relates to display driver circuitry, specifically gate driver output circuits used in display panels such as liquid crystal displays (LCDs) or organic light-emitting diode (OLED) displays. The problem addressed is the need for stable and efficient voltage output in gate driver circuits, particularly to ensure reliable switching of display pixels while minimizing power consumption and circuit complexity. The invention describes a display with integrated gate driver circuitry, where each primary driver includes a gate driver output circuit. This output circuit features a first bootstrapping capacitor connected to both the output of the primary driver and the gate terminal of a pull-up transistor within the gate driver output circuitry. The bootstrapping capacitor helps maintain a stable voltage level at the pull-up transistor gate, ensuring proper switching behavior. The pull-up transistor is a key component that controls the output voltage of the gate driver, and the bootstrapping capacitor enhances its performance by compensating for voltage drops or fluctuations during operation. This design improves the reliability and efficiency of the gate driver, reducing power consumption and ensuring consistent display performance. The invention may also include additional components such as secondary drivers or level shifters to further optimize the gate driver's functionality.
17. The display of claim 14 , wherein the first bezel length comprises a first metal bus length or a second metal bus length, or both.
A display system includes a display panel with a first bezel and a second bezel, where the first bezel has a first bezel length and the second bezel has a second bezel length. The first bezel length is defined by a first metal bus length or a second metal bus length, or both. The display panel is configured to receive a first signal from a first metal bus and a second signal from a second metal bus. The first metal bus and the second metal bus are positioned along the first bezel and the second bezel, respectively. The first metal bus and the second metal bus are electrically connected to a first driver and a second driver, which are positioned along the first bezel and the second bezel. The first driver and the second driver are configured to provide the first signal and the second signal to the display panel. The first metal bus and the second metal bus are configured to transmit the first signal and the second signal to the display panel. The first metal bus and the second metal bus are configured to be electrically connected to the first driver and the second driver. The first metal bus and the second metal bus are configured to be positioned along the first bezel and the second bezel. The first metal bus and the second metal bus are configured to be electrically connected to the display panel. The first metal bus and the second metal bus are configured to be positioned along the first bezel and the second bezel. The first metal bus and the second metal bus are configured to be electrically connected to the first driver and the second driver. The first metal bus and the second metal bus are configured to be positioned along the first bezel and the display panel. The first metal bus and the second metal bus are configured to be electrically connected to the first dri
18. The display of claim 14 , wherein at least one logic unit of the plurality of logic units comprises a SET input and a RESET input.
This invention relates to display systems incorporating logic units with configurable input signals. The technology addresses the challenge of enhancing display functionality by integrating logic units that can be dynamically controlled through dedicated input signals, enabling more flexible and adaptive display operations. The display system includes a plurality of logic units, each capable of receiving and processing input signals to control display elements. At least one of these logic units features a SET input and a RESET input, allowing for precise control over the logic unit's state. The SET input activates or enables the logic unit, while the RESET input deactivates or resets it. This configuration enables the logic unit to transition between different operational states based on external signals, improving the display's responsiveness and adaptability. The logic units may be part of a larger display control system, where they interact with other components to manage display operations such as pixel activation, brightness adjustment, or data processing. The inclusion of SET and RESET inputs allows for real-time adjustments, ensuring the display can respond to changing conditions or user inputs without requiring extensive reprogramming. This design is particularly useful in applications requiring dynamic display control, such as adaptive lighting systems, interactive displays, or real-time data visualization. The invention enhances display versatility by providing a straightforward yet effective mechanism for state management within the logic units.
19. The display of claim 18 , wherein the plurality of logic units comprises a second logic unit configured to provide a carry output signal that is coupled to the SET input or the RESET input of the at least one logic unit.
This invention relates to digital display systems, specifically addressing the need for efficient and flexible logic unit configurations in display control circuits. The system includes a display with a plurality of logic units, each having SET and RESET inputs for controlling display elements. A second logic unit is configured to generate a carry output signal, which is coupled to the SET or RESET input of at least one other logic unit. This carry output signal enables cascading or chaining of logic units, allowing for expanded functionality, such as ripple carry operations or synchronized control across multiple display elements. The logic units may be configured as flip-flops, latches, or other sequential logic elements, and the carry signal can be used to propagate state changes or timing signals through the display system. This design improves modularity and scalability in display control, reducing the need for complex wiring or additional control circuitry. The invention is particularly useful in applications requiring dynamic display updates, such as digital signage, LED matrices, or other large-scale display systems where coordinated control of multiple elements is essential. The carry signal mechanism ensures efficient signal propagation while maintaining precise timing and synchronization across the display.
20. The display of claim 14 , wherein the threshold percentage comprises 60%.
This invention relates to display systems designed to enhance user interaction by dynamically adjusting display content based on user engagement metrics. The problem addressed is the inefficiency of static displays that do not adapt to varying levels of user attention, leading to suboptimal information presentation and user experience. The system includes a display device configured to present content to a user, a sensor system to detect user engagement metrics such as gaze direction, head position, or interaction frequency, and a processing unit. The processing unit analyzes the engagement metrics to determine whether they meet or exceed a predefined threshold percentage, which in this case is 60%. If the metrics fall below this threshold, the processing unit triggers an adjustment to the displayed content, such as modifying the layout, highlighting key information, or reducing complexity to better capture the user's attention. The system may also include feedback mechanisms to refine the threshold percentage over time based on user behavior patterns. The sensor system may use cameras, eye-tracking technology, or motion sensors to gather real-time data on user engagement. The processing unit applies algorithms to interpret this data and determine the appropriate content adjustments. The display device can be any screen or projection system capable of dynamic content modification. The invention aims to improve user engagement and information retention by ensuring the displayed content remains relevant and accessible based on real-time user interaction levels.
21. The electronic device of claim 1 , wherein the first shift register is configured to output a first output signal comprising a gate enable signal, and output a second output signal comprising a complementary gate enable signal, to control the first and the second drivers.
The invention relates to electronic devices, specifically those involving shift registers and driver circuits for controlling display panels or similar systems. The problem addressed is the need for efficient and reliable signal generation to drive display elements, ensuring proper timing and synchronization between multiple drivers. The electronic device includes a first shift register that generates two distinct output signals. The first output signal is a gate enable signal, which activates a first driver circuit. The second output signal is a complementary gate enable signal, which activates a second driver circuit. These signals are used to control the timing and operation of the drivers, ensuring synchronized activation and deactivation of display elements or other controlled components. The complementary nature of the signals allows for precise control and reduces the risk of signal conflicts or timing errors. The shift register may also include additional features, such as a reset function to initialize the register and ensure proper operation. The device may further include a second shift register that generates additional control signals, allowing for more complex timing sequences and multi-stage control of drivers. The overall system ensures reliable and efficient operation of the display or other controlled system by providing precise timing and synchronization between multiple drivers.
Unknown
September 8, 2020
Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.