Legal claims defining the scope of protection. Each claim is shown in both the original legal language and a plain English translation.
1. A Pulse Amplitude Modulation 3 (PAM-3) signaling device, the device comprising: an encoder configured to: select one of first to ninth transitions in first and second unit intervals that are successive, map data of three bits by using the remaining eight transitions other than the one selected among the first to ninth transitions, and after mapping the data of three bits, output the mapped result to a multiplexer electrically connected to the encoder via first to eighth signal lines, the multiplexer selectively outputting four of signals of the first to eighth signal lines at a half rate via first to fourth driver signal lines; and an output driver configured to: receive an output signal of the encoder via an input, and generate a multi-level signal having an output voltage of first to third levels based on a signal input from the first to fourth driver signal lines connected to the multiplexer, wherein the data of three bits is transmitted to a receiver terminal through the multi-level signal having the output voltage of the first to third levels during the first and second unit intervals that are successive.
Pulse Amplitude Modulation 3 (PAM-3) signaling is used in high-speed data transmission to encode three bits of data into a three-level signal, improving bandwidth efficiency. A PAM-3 signaling device includes an encoder, a multiplexer, and an output driver. The encoder selects one of nine possible transitions across two consecutive unit intervals (first and second unit intervals) and maps three bits of data using the remaining eight transitions. The mapped result is output to a multiplexer via eight signal lines. The multiplexer selectively outputs four of these signals at half the data rate through four driver signal lines. The output driver receives the encoder's output and generates a multi-level signal with three voltage levels (first to third levels) based on the signals from the multiplexer. This multi-level signal transmits the three bits of data to a receiver terminal during the two consecutive unit intervals. The system optimizes data transmission by efficiently encoding and modulating the signal while maintaining high-speed communication.
2. The device of claim 1 , wherein the one selected among the first to ninth transitions is used to detect a windowing phenomenon at the receiver terminal receiving the multi-level signal.
A device for detecting a windowing phenomenon in a multi-level signal transmission system addresses the challenge of accurately identifying signal distortions caused by windowing effects at the receiver terminal. The device includes a signal processing unit that analyzes the multi-level signal to detect specific transitions among a set of predefined signal state changes. The detection process involves monitoring the first to ninth transitions, which represent distinct voltage or amplitude shifts in the signal. By selecting one of these transitions, the device can determine whether the received signal has been affected by windowing, a phenomenon that occurs when the signal is improperly filtered or truncated, leading to spectral leakage and distortion. The selected transition is compared against expected signal characteristics to identify deviations indicative of windowing. The device may also include a filtering module to mitigate the detected windowing effects, ensuring signal integrity. This approach improves signal quality in communication systems by providing a reliable method for detecting and correcting windowing-induced distortions in multi-level signals.
3. The device of claim 2 , wherein the encoder selects the one of the first to ninth transitions, based on at least one of circuit characteristics of the output driver, characteristics of a channel through which the multi-level signal is transmitted, and a pattern of the data of three bits.
A device for encoding data into a multi-level signal includes an encoder that selects a specific voltage transition from a set of possible transitions to represent three bits of data. The encoder determines the optimal transition by considering at least one of the following factors: the electrical characteristics of the output driver, the properties of the transmission channel, and the specific pattern of the three-bit data. The output driver generates the multi-level signal based on the selected transition, ensuring efficient and accurate data transmission. This approach improves signal integrity and reduces errors by dynamically adapting to variations in circuit behavior, channel conditions, and data patterns. The device is particularly useful in high-speed communication systems where precise signal encoding is critical for reliable data transfer. By optimizing the transition selection process, the device enhances performance and minimizes power consumption while maintaining data accuracy. The system may also include a decoder to reconstruct the original data from the received multi-level signal, ensuring end-to-end communication reliability. This adaptive encoding method is designed to work with various transmission media and data rates, making it versatile for different applications.
4. The device of claim 3 , wherein the output voltage of the first to third levels of the multi-level signal correspond to a low level, a middle level, and a high level, respectively, and wherein the first to ninth transitions are made using combination of the first to third levels in the first unit interval and the first to third levels in the second unit interval.
This invention relates to a multi-level signaling device for data transmission, addressing the need for efficient high-speed communication with reduced power consumption and improved signal integrity. The device generates a multi-level signal with distinct voltage levels to encode data, minimizing the number of transitions and thus reducing electromagnetic interference and power dissipation. The device includes a signal generator that produces a multi-level signal with at least three distinct voltage levels: a low level, a middle level, and a high level. These levels are used to represent different data states in a unit interval, allowing for higher data throughput compared to binary signaling. The signal generator transitions between these levels in a controlled manner to encode data, ensuring reliable detection at the receiver. The multi-level signal is structured into unit intervals, where each interval consists of two sub-intervals. The transitions between levels occur across these sub-intervals, with the first to ninth transitions being combinations of the three voltage levels in the first and second sub-intervals. This approach enables precise control over signal transitions, reducing noise and improving signal quality. The device is particularly useful in high-speed communication systems, such as serial data links, where minimizing power consumption and maintaining signal integrity are critical. By using multi-level signaling, the invention achieves higher data rates while reducing the complexity and cost of the transmission system.
5. The device of claim 4 , wherein the encoder is configured to: select one transition from the first level in the first unit interval to the third level in the second unit interval among the first to ninth transitions; and map the data of three bits, using the remaining eight transitions.
A device for encoding digital data into a multi-level signaling scheme, such as pulse amplitude modulation (PAM), addresses the challenge of efficiently transmitting high-density data over communication channels. The device includes an encoder that processes input data to generate encoded signals with improved spectral efficiency and reduced inter-symbol interference. The encoder selects a specific transition pattern from a predefined set of transitions, where one transition moves from a first signal level in a first unit interval to a third signal level in a second unit interval. The remaining transitions are used to map three-bit data segments into the encoded signal. This approach optimizes the use of available signal levels and transition states, enhancing data throughput while maintaining signal integrity. The encoder's configuration ensures compatibility with multi-level signaling systems, enabling higher data rates in applications such as high-speed wired and optical communications. The method leverages a structured transition mapping to minimize errors and maximize bandwidth utilization, addressing limitations in traditional binary signaling schemes.
6. The device of claim 4 , wherein the encoder is configured to: select one transition having the third level during both the first and second unit intervals among the first to ninth transitions; and map the data of three bits, using the remaining eight transitions.
This invention relates to a data encoding device for high-speed serial communication systems, particularly for encoding data into a multi-level signaling format to improve transmission efficiency and reduce electromagnetic interference. The problem addressed is the need for efficient encoding schemes that maximize data throughput while minimizing signal distortion and power consumption in high-speed data links. The device includes an encoder that processes input data bits and converts them into a multi-level signal with distinct voltage levels. The encoder selects one specific transition that occurs at a third voltage level during two consecutive unit intervals, ensuring a stable reference point for timing recovery. The remaining eight transitions are used to encode the data bits, allowing for efficient mapping of three bits of data per encoding cycle. This approach optimizes the use of available signal levels while maintaining signal integrity and reducing complexity in the decoding process. The encoder's configuration ensures that the selected transition provides a reliable reference for clock synchronization, improving overall system performance in high-speed communication applications. The remaining transitions are dynamically mapped to encode the input data, enabling high-density data transmission with minimal overhead. This method enhances data throughput and reduces the likelihood of errors due to signal interference or noise.
7. The device of claim 4 , wherein the encoder is configured to select a transition having a third level in both the first and second unit intervals from the first to ninth transitions.
A device for encoding data signals includes an encoder that selects a specific type of signal transition to represent data. The encoder operates within a system that transmits data using unit intervals, where each unit interval represents a discrete time period for signal transmission. The encoder is configured to choose a transition that has a third level in both the first and second unit intervals. This transition is selected from a predefined set of nine possible transitions, which are used to encode data into the signal. The third level represents a distinct voltage or current level that is different from the levels used in the first and second unit intervals. By selecting this specific transition, the encoder ensures that the signal maintains a consistent and predictable pattern, which improves data transmission reliability and reduces errors. The device may be part of a communication system, such as a high-speed serial link or a storage device, where accurate data encoding is critical for performance. The encoder's ability to select this transition helps optimize signal integrity and minimize interference during transmission.
8. The device of claim 7 , wherein the output driver includes: a first stage circuit unit including a first transistor electrically connected between a power supply and an output terminal in response to a signal of the first driver signal line and a second transistor electrically connected between the output terminal and a ground in response to a signal of the second driver signal line; and a second stage circuit unit including a third transistor electrically connected between the power supply and the output terminal in response to a signal of the third driver signal line and a fourth transistor electrically connected between the output terminal and the ground in response to a signal of the fourth driver signal line, wherein the first stage circuit unit and the second stage circuit unit are connected via the output terminal.
This invention relates to an output driver circuit for electronic devices, specifically addressing the need for improved signal driving efficiency and reliability in integrated circuits. The circuit includes a two-stage output driver design to enhance performance. The first stage circuit unit comprises a first transistor connected between a power supply and an output terminal, controlled by a first driver signal line, and a second transistor connected between the output terminal and ground, controlled by a second driver signal line. The second stage circuit unit includes a third transistor connected between the power supply and the output terminal, controlled by a third driver signal line, and a fourth transistor connected between the output terminal and ground, controlled by a fourth driver signal line. Both stages are interconnected via the shared output terminal. This dual-stage configuration allows for more precise control of output signals, reducing power consumption and improving signal integrity. The transistors in each stage operate in response to distinct driver signal lines, enabling independent control of the power supply and ground connections to the output terminal. This design is particularly useful in high-speed or high-power applications where efficient signal driving is critical.
9. The device of claim 8 , wherein all turn-on resistors of the first to fourth transistors are 2Z 0 , wherein Z 0 is characteristic impedance of a channel through which the multi-level signal is transmitted, and wherein impedance at a point in time when the output terminal of the output driver is viewed from the channel identically remains as Z 0 in the output driver, under all input conditions of a signal input from the first to fourth driver signal lines.
This invention relates to an output driver circuit for transmitting multi-level signals while maintaining consistent impedance characteristics. The problem addressed is ensuring stable signal transmission by preventing impedance mismatches that can cause reflections and signal integrity issues in high-speed communication systems. The output driver includes first to fourth transistors configured to generate multi-level output signals based on input signals received via first to fourth driver signal lines. Each transistor has a turn-on resistor with a resistance value of 2Z0, where Z0 is the characteristic impedance of the transmission channel. This design ensures that the impedance seen at the output terminal of the driver, when viewed from the transmission channel, remains constant at Z0 regardless of the input signal conditions. The consistent impedance prevents signal reflections and maintains signal integrity across different input states. The transistors are arranged to selectively activate based on the input signals, allowing the driver to generate multiple output levels while preserving the impedance match. This approach is particularly useful in high-speed data transmission systems where maintaining impedance consistency is critical for reliable communication.
10. The device of claim 2 , wherein the multi-level signal is recovered to an original 3-bit signal at the receiver terminal through decoding logic of four half-rate reference comparators and a decoder.
11. The device of claim 2 , wherein the receiver terminal determines that a windowing phenomenon occurs when a signal corresponding to the one transition selected among the first to ninth transitions is detected.
This invention relates to signal processing in communication systems, specifically addressing the detection of windowing phenomena in received signals. The windowing phenomenon occurs when a signal transition is incorrectly interpreted due to timing misalignment or signal distortion, leading to errors in data transmission. The invention provides a method to detect such phenomena by analyzing specific signal transitions. The device includes a receiver terminal that monitors a signal for transitions between different states. The receiver terminal is configured to detect one of nine possible transitions in the signal. When a signal corresponding to the selected transition is detected, the receiver terminal determines that a windowing phenomenon has occurred. This detection allows the system to take corrective measures, such as adjusting timing or resynchronizing the signal, to mitigate errors. The receiver terminal may also include a comparator to compare the detected signal with a reference signal or threshold to confirm the presence of the transition. The device may further include a processor to analyze the detected transition and determine the appropriate response. The system ensures reliable signal interpretation by identifying and addressing windowing phenomena, improving communication accuracy in noisy or distorted environments.
12. A Pulse Amplitude Modulation 3 (PAM-3) system comprising a PAM-3 signaling device and a receiver terminal, the device comprising: an encoder configured to: select one of first to ninth transitions in first and second unit intervals that are successive, map data of three bits by using the remaining eight transitions other than the one selected among the first to ninth transitions; and an output driver configured to: receive an output signal of the encoder via an input, generate a multi-level signal having an output voltage of first to third levels, wherein the data of three bits are transmitted to the receiver terminal through the multi-level signal having the output voltage of the first to third levels during the first and second unit intervals that are successive, wherein the one selected among the first to ninth transitions is used to detect a windowing phenomenon at the receiver terminal receiving the multi-level signal, wherein the multi-level signal is recovered to an original 3 -bit signal at the receiver terminal through decoding logic of four half-rate reference comparators and a decoder, and wherein the receiver terminal inverts sampling clock phases of the four comparators and the decoder by 180 degrees when a signal having the one transition selected among the first to ninth transitions is detected.
A PAM-3 (Pulse Amplitude Modulation 3) system includes a signaling device and a receiver terminal. The system addresses the challenge of efficiently transmitting three-bit data over successive unit intervals using a multi-level signal with three voltage levels. The signaling device encodes three-bit data by selecting one of nine possible transitions between the first and second unit intervals, using the remaining eight transitions to map the data. The output driver generates a multi-level signal with three voltage levels, transmitting the encoded data to the receiver terminal. One of the nine transitions is reserved for detecting a windowing phenomenon at the receiver, ensuring proper signal alignment. The receiver terminal recovers the original three-bit signal using four half-rate reference comparators and a decoder. If the receiver detects the reserved transition, it inverts the sampling clock phases of the comparators and decoder by 180 degrees to correct timing misalignment. This system improves data transmission reliability in PAM-3 signaling by dynamically adjusting clock phases based on detected transitions.
13. A pulse amplitude modulation-3 (PAM-3) signaling method, the method comprising: selecting, by an encoder, one of first to ninth transitions in first and second unit intervals that are successive; mapping, by the encoder, data of three bits by using the remaining eight transitions other than the one selected among the first to ninth transitions; after mapping the data of three bits, outputting the mapped result to a multiplexer electrically connected to the encoder via first to eighth signal lines, the multiplexer selectively outputting four of signals of the first to eighth signal lines at a half rate via first to fourth driver signal lines; receiving, by an output driver, a result of mapping the data of three bits via an input; and generating a multi-level signal having an output voltage of first to third levels based on a signal input from the first to fourth driver signal lines connected to the multiplexer, wherein the data of three bits is transmitted to a receiver terminal through the multi-level signal having the output voltage of the first to third levels during the first and second unit intervals that are successive.
This invention relates to a pulse amplitude modulation-3 (PAM-3) signaling method for high-speed data transmission. PAM-3 signaling uses three voltage levels to encode data, allowing higher data rates compared to binary signaling. The method addresses the challenge of efficiently encoding three-bit data sequences into PAM-3 signals while minimizing signal distortion and power consumption. The method involves selecting one of nine possible transitions across two consecutive unit intervals (UI1 and UI2) to encode data. The encoder maps three-bit data using eight of the nine transitions, excluding the selected one. The mapped result is output to a multiplexer via eight signal lines. The multiplexer selectively outputs four of these signals at half the data rate, reducing signal complexity. An output driver receives the multiplexed signal and generates a multi-level PAM-3 signal with three voltage levels. This signal is transmitted to a receiver, where the three-bit data is decoded over the two successive unit intervals. The approach optimizes signal integrity and transmission efficiency by leveraging transition-based encoding and multiplexing, ensuring reliable high-speed data communication. The method is particularly useful in applications requiring high bandwidth and low power consumption, such as data centers and high-performance computing.
14. The device of claim 1 , wherein the output driver includes: a first stage circuit unit including: a first transistor electrically connected between a power supply and an output terminal in response to a signal of the first driver signal line of the first to fourth driver signal lines, and a second transistor electrically connected between the output terminal and a ground in response to a signal of the second driver signal line of the first to fourth driver signal lines; and a second stage circuit unit including: a third transistor electrically connected between the power supply and the output terminal in response to a signal of the third driver signal line of the first to fourth driver signal lines, and a fourth transistor electrically connected between the output terminal and the ground in response to a signal of the fourth driver signal line of the first to fourth driver signal lines, wherein the first stage circuit unit and the second stage circuit unit are connected via the output terminal.
The invention relates to an output driver circuit for electronic devices, specifically addressing the need for efficient signal transmission with reduced power consumption and improved performance. The output driver includes a two-stage circuit design to enhance signal integrity and drive capability. The first stage circuit unit comprises a first transistor connected between a power supply and an output terminal, controlled by a first driver signal line, and a second transistor connected between the output terminal and ground, controlled by a second driver signal line. The second stage circuit unit includes a third transistor connected between the power supply and the output terminal, controlled by a third driver signal line, and a fourth transistor connected between the output terminal and ground, controlled by a fourth driver signal line. Both stages are interconnected via the output terminal, allowing coordinated signal amplification and switching. This dual-stage configuration enables precise control over signal transmission, reducing power dissipation and improving response time. The design is particularly useful in high-speed digital circuits where signal integrity and energy efficiency are critical. The transistors in each stage operate in response to distinct driver signal lines, ensuring independent yet synchronized control for optimal performance.
Unknown
January 19, 2021
Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.