Legal claims defining the scope of protection, as filed with the USPTO.
1. A method comprising: performing the following in a storage system comprising a memory: receiving an expected response time from a host; in response to receiving the expected response time from the host, caching a logical-to-physical address table entry of a wordline; and storing the cached logical-to-physical address table entry of the wordline as metadata in a next wordline along with host data.
2. The method of claim 1 , wherein the expected response time is less than an initialization time of the storage system.
3. The method of claim 1 , wherein the cached logical-to-physical address table entry is stored as a header.
4. The method of claim 1 , further comprising altering a frequency of a flush in the storage system to ensure the expected response time is met.
5. The method of claim 4 , wherein the flush comprises an initialization overhead flush.
6. The method of claim 4 , wherein the flush comprises a master table flush.
7. The method of claim 4 , wherein the flush comprises a built parity flush.
8. The method of claim 4 , further comprising altering the frequency of the flush based on one or more of the following: memory block type, number of open memory blocks, and health of a memory block.
9. The method of claim 1 , wherein the memory comprises a three-dimensional memory.
10. A storage system comprising: a memory; and a controller configured to: receive an expected response time from a host; in response to receiving the expected response time from the host, cache a logical-to-physical address table entry of a wordline; and store the cached logical-to-physical address table entry of the wordline as metadata in a next wordline along with host data.
11. The storage system of claim 10 , wherein the expected response time is less than an initialization time of the storage system.
12. The storage system of claim 10 , wherein the cached logical-to-physical address table entry is stored as a header.
13. The storage system of claim 10 , wherein the controller is further configured to alter a frequency of a flush in the storage system to ensure the expected response time is met.
14. The storage system of claim 13 , wherein the flush comprises an initialization overhead flush.
15. The storage system of claim 13 , wherein the controller is further configured to alter the frequency of the flush based on memory block type.
16. The storage system of claim 13 , wherein the flush comprises a master table flush.
17. The storage system of claim 13 , wherein the flush comprises a built parity flush.
18. The storage system of claim 13 , wherein the controller is further configured to alter the frequency of the flush based on number of open memory blocks and/or health of a memory block.
19. The storage system of claim 10 , wherein the memory comprises a three-dimensional memory.
20. A storage system comprising: a memory; means for receiving an expected response time from a host; means for caching, in response to receiving the expected response time from the host, a logical-to-physical address table entry of a wordline; and means for storing the cached logical-to-physical address table entry of the wordline as metadata in a next wordline along with host data.
Unknown
June 28, 2022
Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.