Scheduling Regions of a Field Programmable Gate Array as Virtual Devices

2. The resource scheduling method of claim 1, wherein the mapping relationship is a static mapping relationship, and wherein the connection relationship is a dynamic connection relationship.

3. The resource scheduling method of claim 2, wherein after deploying the context content in the target PR, the resource scheduling method further comprises connecting the target PR to a first VF corresponding to the first VD.

4. The resource scheduling method of claim 1, wherein the mapping relationship is a dynamic mapping relationship, and wherein the connection relationship is a static connection relationship.

5. The resource scheduling method of claim 4, wherein after deploying the context content in the target PR, the resource scheduling method further comprises notifying the host to connect the first VD to a first VF corresponding to the target PR.

6. The resource scheduling method of claim 1, wherein the mapping relationship is a dynamic mapping relationship, and wherein the connection relationship is a dynamic connection relationship.

8. The resource scheduling method of claim 1, further comprising determining a PR in an idle state in the N PRs as the target PR, wherein the idle state is a state in which a corresponding PR does not serve any of the M VDs.

10. The FPGA device of claim 9, wherein the mapping relationship is a static mapping relationship, and wherein the connection relationship is a dynamic connection relationship.

11. The FPGA device of claim 9, wherein after deploying the context content in the target PR, the computer instructions further cause the FPGA device to connect the target PR to a first VF corresponding to the first VD.

12. The FPGA device of claim 9, wherein the mapping relationship is a dynamic mapping relationship, and wherein the connection relationship is a static connection relationship.

13. The FPGA device of claim 12, wherein after deploying the context content in the target PR, the computer instructions further cause the FPGA device to notify the host to connect the first VD to a first VF corresponding to the target PR.

14. The FPGA device of claim 9, wherein the mapping relationship is a dynamic mapping relationship, and wherein the connection relationship is a dynamic connection relationship.

16. The chip of claim 15, wherein the mapping relationship is a static mapping relationship, and wherein the connection relationship is a dynamic connection relationship.

17. The chip of claim 15, wherein after deploying the context content in the target PR, the computer instructions further cause the chip to connect the target PR to a first VF corresponding to the first VD.

18. The chip of claim 15, wherein the mapping relationship is a dynamic mapping relationship, and wherein the connection relationship is a static connection relationship.

19. The chip of claim 18, wherein after deploying the context content in the target PR, the computer instructions further cause the chip to notify the host to connect the first VD to a first VF corresponding to the target PR.

20. The chip of claim 15, wherein the mapping relationship is a dynamic mapping relationship, and wherein the connection relationship is a dynamic connection relationship.