11449437

Invalidation of a Target Realm in a Realm Hierarchy

PublishedSeptember 20, 2022
Assigneenot available in USPTO data we have
Technical Abstract

Patent Claims
11 claims

Legal claims defining the scope of protection, as filed with the USPTO.

2

2. The apparatus according to claim 1, wherein the processing circuitry is prohibited from entering a given child realm from a realm other than the parent realm of the given child realm.

3

3. The apparatus according to claim 1, wherein the realm management circuitry is configured to store realm management data associated with a given child realm in a memory region owned by the parent realm of the given child realm.

4

4. The apparatus according to claim 1, wherein the realm management circuitry is configured to trigger a reclaim operation for reclaiming each memory region owned by the invalidated target realm.

6

6. The apparatus according to claim 1, wherein in response to a region claim command requesting transfer of ownership of a target memory region to a given child realm, the realm management circuitry is configured to reject the region claim command when the target memory region is owned by a realm other than the parent realm of the given child realm.

7

7. The apparatus according to claim 6, wherein each memory region is associated with one of a plurality of lifecycle states, and the realm management circuitry is configured to reject the region claim command when the target memory region is in a lifecycle state other than a predetermined lifecycle state.

8

8. The apparatus according to claim 1, wherein a given child realm has a right to exclude its parent realm from accessing data stored in a given memory region owned by the given child realm.

9

9. The apparatus according to claim 8, wherein the memory access circuitry is configured to determine, in dependence on an attribute set by the given child realm, whether its parent realm is allowed to access data stored in the given memory region owned by the child realm.

10

10. The apparatus according to claim 9, wherein when the given child realm allows its parent realm to access data stored in the given memory region, a sibling realm sharing the same parent realm as the given child realm is also allowed to access the data stored in the given memory region.

11

11. The apparatus according to claim 1, wherein the memory access circuitry is configured to permit any realm to access data stored in the given memory region owned by the child realm when a global visibility attribute set by the given child realm has a predetermined value.

13

13. The apparatus according to claim 1, wherein the realm management circuitry comprises a hardware unit.

14

14. The apparatus according to claim 1, wherein the realm management circuitry comprises the processing circuitry executing realm management software.

Patent Metadata

Filing Date

Unknown

Publication Date

September 20, 2022

Inventors

Jason PARKER
Matthew Lucien EVANS
Gareth Rhys STOCKWELL
Djordje KOVACEVIC

Want to explore more patents?

Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.

Citation & reuse

Analysis on this page is generated by Patentable — an AI-powered patent intelligence platform. AI-generated summaries, explanations, and analysis may be reused with attribution and a visible link back to the canonical URL below. Patent abstracts and claims are USPTO public domain.

Cite as: Patentable. “INVALIDATION OF A TARGET REALM IN A REALM HIERARCHY” (11449437). https://patentable.app/patents/11449437

© 2026 Patentable. All rights reserved.

Patentable is a research and drafting-assistant tool, not a law firm, and does not provide legal advice. Documents we generate are drafts for review by a licensed patent attorney.