Legal claims defining the scope of protection, as filed with the USPTO.
1. A field programmable universal serial bus application specific integrated circuit, comprising: a universal serial bus function core configured to transmit and receive data via a universal serial bus; and a programmable logic core having an array of dynamically configurable arithmetic logic units, said programmable logic core configured to interface with said universal serial bus function core and implement at least one application level function capable of performing protocol conversion to at least one processor bus protocol.
2. The field programmable universal serial bus application specific integrated circuit as recited in claim 1 further comprising a processor bus interface coupled to said programmable logic core, said at least one application level function communicating via said processor bus interface in said at least one processor bus protocol.
3. The field programmable universal serial bus application specific integrated circuit as recited in claim 2 wherein said processor bus interface is one selected from the group consisting of: a parallel bus, a serial bus, an Advance Microcontroller bus Architecture advanced peripheral bus, and an Advance Microcontroller bus Architecture advanced high-performance bus.
4. The field programmable universal serial bus application specific integrated circuit as recited in claim 1 wherein said at least one application level function capable of performing protocol conversion to one selected from the group consisting of: an Advance Microcontroller bus Architecture (AMBA) protocol, a parallel bus protocol, a direct memory access protocol, a PowerPC bus protocol, and a MIPs bus protocol.
5. The field programmable universal serial bus application specific integrated circuit as recited in claim 1 further comprising a serial programming interface configured to receive said at least one application level function and program said programmable logic core therewith.
6. The field programmable universal serial bus application specific integrated circuit as recited in claim 1 wherein said programmable logic core may be programmed while said at least one application level function is executing.
7. The field programmable universal serial bus application specific integrated circuit as recited in claim 1 further comprising a universal serial bus transceiver that provides a physical interface to at least one peripheral device coupled to said universal serial bus.
8. A method of operating a field programmable universal serial bus application specific integrated circuit, comprising: configuring a programmable logic core, having an array of dynamically configurable arithmetic logic units, to interface with a universal serial bus function core and implement at least one application level function capable of performing protocol conversion to at least one processor bus protocol, transmitting and receiving data via a universal serial bus with said universal serial bus function core.
9. The method as recited in claim 8 further comprising communicating in at least one processor bus protocol via a processor bus interface coupled to said programmable logic core.
10. The method as recited in claim 9 wherein said processor bus interface is one selected from the group consisting of: a parallel bus, a serial bus, an Advance Microcontroller bus Architecture advanced peripheral bus, and an Advance Microcontroller bus Architecture advanced high-performance bus.
11. The method as recited in claim 8 further comprising performing protocol conversion to one selected from the group consisting of: an Advance Microcontroller bus Architecture (AMBA) protocol, a parallel bus protocol, a direct memory access protocol, a PowerPC bus protocol, and a MIPs bus protocol.
12. The method as recited in claim 8 further comprising receiving said at least one application level function with a serial programming interface and programing said programmable logic core therewith.
13. The method as recited in claim 8 further comprising programming said programmable logic core while executing said at least one application level function.
14. The method as recited in claim 8 further comprising employing a universal serial bus transceiver to provide a physical interface to at least one peripheral device coupled to said universal serial bus.
15. A universal serial bus protocol adapter system, comprising: a field programmable universal serial bus application specific integrated circuit, including: a universal serial bus function core that transmits and receives data via a universal serial bus; and a programmable logic core having an array of dynamically configurable arithmetic logic units, said programmable logic core interfaces with said universal serial bus function core and implements at least one application level function capable of performing protocol conversion to at least one processor bus protocol; a host processor that receives and transmits data with said field programmable universal serial bus application specific integrated circuit in said at least one processor bus protocol; at least one universal serial bus transceiver, coupled to said field programmable universal serial bus application specific integrated circuit, that provides a physical interface to at least one peripheral device coupled to said universal serial bus.
16. The universal serial bus protocol adapter system as recited in claim 15 further comprising a processor bus interface coupled to said programmable logic core, said at least one application level function communicating with said host processor via said processor bus interface in said at least one processor bus protocol.
17. The universal serial bus protocol adapter system as recited in claim 16 wherein said processor bus interface is one selected from the group consisting of: a parallel bus, a serial bus, an Advance Microcontroller bus Architecture advanced peripheral bus, and an Advance Microcontroller bus Architecture advanced high-performance bus.
18. The universal serial bus protocol adapter system as recited in claim 15 wherein said at least one application level function capable of performing protocol conversion to one selected from the group consisting of: an Advance Microcontroller bus Architecture (AMBA) protocol, a parallel bus protocol, a direct memory access protocol, a PowerPC bus protocol, and a MIPs bus protocol.
19. The universal serial bus protocol adapter system as recited in claim 15 wherein said field programmable universal serial bus application specific integrated circuit further includes a serial programming interface configured to receive said at least one application level function and program said programmable logic core therewith.
20. The universal serial bus protocol adapter system as recited in claim 15 wherein said programmable logic core may be programmed while said at least one application level function is executing.
Unknown
July 20, 2004
Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.