Legal claims defining the scope of protection, as filed with the USPTO.
1. A system for aging data entries in a search engine database, the system comprising: a clock for producing a clock signal; a memory for containing a plurality of the data entries to be aged, wherein each said data entry is associated with a respective aging word; an aging address counter for selecting a current data entry from among said plurality of data entries, responsive to said clock signal, thereby also implicitly selecting a current aging word; a linear feedback shift register (LFSR) for receiving an input signal based on said current aging word and producing an output signal based on a state change responsive to said input signal; and a control unit for selectively updating said current aging word based on said output signal.
2. The system of claim 1 , wherein said control unit selectively updates said current aging word to contain: a non-zero value other than a predetermined value, to thereby reflect that said current data entry is valid; or said predetermined value, to thereby reflect that said current data entry is invalid and available for replacement with a new data entry.
3. The system of claim 1 , wherein instances of said current aging word may contain a zero value, to thereby reflect that said current data entry is permanently valid.
4. The system of claim 1 , wherein said data entries are associated with their respective said aging words by having said aging words stored therein as integral parts thereof.
5. The system of claim 1 , wherein each said aging word includes a valid bit for indicating validity of said aging word.
6. The system of claim 1 , wherein said memory includes a first memory unit for containing said data entries and a second memory unit for containing said aging words.
7. The system of claim 6 , wherein at least one of said first memory and said second memory include a content addressable memory (CAM).
8. The system of claim 1 , wherein said LFSR is a maximal-length LFSR.
9. The system of claim 1 , wherein said control unit includes a read-modify-write control for reading said current aging word from said memory and providing it to said LFSR as said input signal, and for receiving said output signal from said LFSR and writing it into said memory as an update instance of said current aging word.
10. The system of claim 9 , wherein said control unit includes a state detector for detecting a predetermined value in said current aging word and selectively disabling said read-modify-write control from changing said current aging word.
11. The system of claim 1 , wherein: said aging address counter is further for accessing said current aging word responsive to an aging enable signal; and the system further comprising: an aging counter for generating said aging enable signal responsive to having counted a predetermined number of cycles of the clock.
12. A method for aging data entries in a search engine database, comprising the steps of: (a) storing a plurality of the data entries to be aged in a memory, wherein each said data entry is associated with a respective aging word; (b) selecting a current data entry from among said plurality of data entries, responsive to a clock signal, thereby also implicitly selecting a current aging word; (c) producing a state change in a linear feedback shift register (LFSR) responsive to said input signal; and (d) updating said current aging word based on said state change.
13. The method of claim 12 , wherein said step (a) includes associating the data entries with their respective said aging words by having said aging words stored therein as integral parts thereof.
14. The method of claim 12 , wherein each said aging word includes a valid bit and said step (a) includes indicating validity of said aging word based on said valid bit.
15. The method of claim 12 , wherein said step (a) includes storing said data entries in a first memory unit and storing said aging words in a second memory unit.
16. The method of claim 15 , wherein at least one of said first memory and said second memory include a content addressable memory (CAM).
17. The method of claim 12 , wherein said step (b) includes accessing said current aging word responsive to an aging enable signal; and the method further comprising: (e) generating said aging enable signal responsive to having counted a predetermined number of cycles of said clock.
18. The method of claim 12 , wherein said step (d) includes selectively updating said current aging word based on said state change to contain: a non-zero value other than a predetermined value, thereby reflecting that said current data entry is valid; or said predetermined value, thereby reflecting that said current data entry is invalid and available for replacement with a new data entry.
19. The method of claim 18 , wherein said step (d) further includes: selectively disabling changing said current aging word, thereby continually reflecting that said current data entry is invalid.
20. The method of claim 12 , wherein said step (d) includes updating said current aging word based on said state change to contain a zero value, thereby reflecting that said current data entry is permanently valid.
21. The method of claim 12 , wherein said step (d) includes: providing said current aging word from said memory to said LFSR as said input signal; receiving an output signal from said LFSR based on said state change; and writing an update instance of said current aging word back into said memory based on said output signal.
22. The method of claim 12 , wherein said LFSR is a maximal-length LFSR.
Unknown
August 3, 2004
Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.