Legal claims defining the scope of protection, as filed with the USPTO.
1. A data distributor in a computational unit of an integrated circuit, wherein the data distributor receives data from a network and distributes the data to a plurality of components within the computational unit, the data distributor comprising an input mechanism for receiving the data from the network at the data distributor in the computational unit; a distribution mechanism responsive to a control signal for distributing the data to a selected component of the plurality of components, wherein the data is distributed as it is received from the network; and a control mechanism responsive to a control signal for distributing the data to the selected component using a selected data distribution type of a plurality of data distribution types, the plurality of data distribution types comprising a look-up table-based memory write and a point-to-point distribution with acknowledgement.
2. The data distributor of claim 1 , wherein the selected component includes a register configured to store the distributed data.
3. The data distributor of claim 1 , wherein the selected component includes a memory configured to store the distributed data.
4. The data distributor of claim 1 , wherein any contentions between the input mechanism and the selected component are resolved in favor of the input mechanism.
5. The data distributor of claim 1 , wherein the selected data distribution type further comprises using an output port number to distribute the data.
6. The data distributor of claim 1 , wherein the selected data distribution type further comprises using a direct-memory address transfer to distribute the data.
7. The data distributor of claim 1 , wherein the selected data distribution type further comprises using an interrupt to distribute the data.
8. The data distributor of claim 1 , wherein the input mechanism includes a pipeline register.
9. The data distribution of claim 1 , further comprising an output register coupled to the network; and an arbiter mechanism for arbitrating priority of the requests from the plurality of components.
10. The data distributor of claim 9 , wherein the plurality of components comprises a Peek/Poke Module.
11. The data distributor of claim 9 , wherein the plurality of components comprise an Execution Unit.
12. The data distributor of claim 9 , wherein the plurality of components comprise a DMA Engine.
13. The data distributor of claim 9 , wherein the plurality of components comprise a Hardware Task Manager Message Generator.
14. The data distributor of claim 1 , wherein data is received from a plurality of reconfigurable nodes, and wherein the data distributor is configured to distribute the data from the reconfigurable nodes based on information in the data.
15. A method for distributing data in a computational unit of an integrated circuit, the method comprising receiving data from a network couplable to the integrated circuit; selecting a data distribution type of a plurality of data distribution types, the plurality of data distribution types comprising a look-up table-based memory write and a point-to-point distribution with acknowledgement; and distributing the data to a selected component of a plurality of components within the computational unit according to a control signal for distributing the data to the selected component and according to a control signal for distributing the data using the selected data distribution type.
16. The method of claim 15 , wherein the selected component includes a register.
17. The method of claim 15 , wherein the selected component includes a memory.
18. The method of claim 15 , wherein the selected data distribution type further comprises using an output port number to distribute the data.
19. The method of claim 15 , wherein the selected data distribution type further comprises using a direct-memory address transfer to distribute the data.
20. The method of claim 15 , wherein the selected data distribution type further comprises using an interrupt to distribute the data.
21. The method of claim 15 , wherein the data is received by an input mechanism comprising a pipeline register.
22. The method of claim 15 , further comprising: arbitrating among the plurality of components to select output data to transfer to the network; and outputting the selected data to the network.
23. The method of claim 22 , further comprising sending data to an output register coupled to the network; and prioritizing requests from the plurality of components.
24. The method of claim 22 , wherein one of the plurality of components comprise a Peek/Poke Module.
25. The method of claim 22 , wherein one of the plurality of components compromise an Execution Unit.
26. The method of claim 22 , wherein one of the plurality of components comprise a DMA Engine.
27. The method of claim 22 , wherein one of the plurality of components comprise a Hardware Task Manager Message Generator.
28. The method of claim 15 , wherein any contentions between the input mechanism and the selected component are resolved in favor of the input mechanism.
29. The method of claim 15 , wherein data is received from a plurality of reconfigurable nodes, wherein the data distributor is configured to distribute the data from the reconfigurable nodes based on information in the data.
Unknown
May 29, 2007
Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.