Legal claims defining the scope of protection, as filed with the USPTO.
1. An apparatus for compression transmission of bus data that comprises a plurality of bytes comprising upper bits and lower bits, the apparatus comprising: a comparator comparing upper bits of a previous byte with upper bits of a current byte among the plurality of bytes; and an aligner compressing the bus data in a combination of a full-byte and a half-byte by allowing the previous byte to be constituted with the full-byte having bits corresponding to the number of bits of the previous byte and allowing the current byte to be constituted with the half-byte excluding the upper bits of the current byte if the upper bits of the previous byte are identical to the upper bits of the current byte, and arraying the compressed bus data in a preset bus bandwidth to transmit to a slave device.
2. The apparatus of claim 1 , wherein the aligner transmits a pattern indicator about a pattern of the compressed bus data to the receiving end.
3. The apparatus of claim 2 , wherein the aligner creates the pattern indicator using the number and the array locations of the half-bytes excluding the upper bits.
4. The apparatus of claim 1 , wherein, in a current cycle, the aligner transmits the compressed bus data comprising: at least one full-byte; at least one half-byte excluding the upper bits; and upper bits of a full-byte assigned over a previous cycle and the current cycle.
5. The apparatus of claim 1 , wherein, in a current cycle, the aligner transmits the compressed bus data comprising: at least one full-byte; at least one half-byte excluding the upper bits; and lower bits of a full-byte assigned over the current cycle and a later cycle.
6. The apparatus of claim 1 , wherein the aligner transmits the compressed bus data comprising: at least one full-byte; and at least two half-bytes.
7. The apparatus of claim 1 , wherein, in a current cycle, the aligner transmits the compressed bus data comprising: at least two half-bytes; upper bits of a full-byte assigned over a previous cycle and the current cycle; and lower bits of another full-byte assigned over the current cycle and a later cycle.
8. The apparatus of claim 1 , wherein, in a current cycle, the aligner transmits the compressed bus data comprising: at least three half-bytes; and upper bits of a full-byte assigned over a previous cycle and the current cycle, or lower bits of another full-byte assigned over the current cycle and a later cycle.
9. The apparatus of claim 1 , wherein the aligner transmits the compressed bus data comprising at least four half-bytes.
10. The apparatus of claim 1 , wherein, if the upper bits of the previous byte is different from the upper bits of the current byte, an aligner arrays the bus data in the present bus bandwidth to transmit, by allowing the previous byte to be constituted with the full-byte having bits corresponding to the number of bits of the previous byte and allowing the current byte to be constituted with another full-byte having bits corresponding to the number of bits of the current.
11. The apparatus of claim 1 , wherein the preset bus bandwidth is one of a 16-bit bus bandwidth and a 32-bit bus bandwidth.
12. A data communication apparatus comprising: a transmitter receiving bus data comprising a plurality of bytes, if a previous byte of the plurality of bytes is identical to upper bits of a current byte, compressing the bus data in a combination of a full-byte and a half-byte by allowing the previous byte to be constituted with the full-byte and allowing the current byte to be constituted with the half-byte excluding the upper bits, and arraying the compress bus data in a preset bus bandwidth to transmit; a data bus delivering the compressed bus data by a preset bus bandwidth unit; a control bus delivering a pattern signal comprising information on a transmission pattern of the compressed bus data; and a receiver receiving the compressed bus data and the pattern signal through the data bus and the control bus, respectively, and restoring the excluded upper bits using the received pattern signal.
13. The data communication apparatus of claim 12 , wherein the transmitter further transmits a control bus signal comprising at least one of traffic type, burst type, data size, and cache control through the control bus.
14. The data communication apparatus of claim 13 , wherein the transmitter transmits the pattern signal to the receiver after the control bus signal is transmitted.
15. The data communication apparatus of claim 14 , wherein the transmitter creates the pattern signal using the number and the array locations of the half-bytes excluding the upper bits.
16. The data communication apparatus of claim 12 , wherein the transmitter comprises: a comparator comparing upper bits of a previous byte with upper bits of a current byte among the plurality of bytes; an aligner compressing the bus data in a combination of a full-byte and a half-byte by allowing the previous byte to be constituted with the full-byte having bits corresponding to the number of bits of the previous byte and allowing the current byte to be constituted with the half-byte excluding the upper bits of the current byte if the upper bits of the previous byte are identical to the upper bits of the current byte, and arraying the compressed bus data in a preset bus bandwidth to transmit to a slave device.
17. The data communication apparatus of claim 16 , wherein the bus bandwidth is a 16-bit bus bandwidth and the aligner transmits the compressed bus data comprising one to four half-bytes in the 16-bit bus bandwidth.
18. The data communication apparatus of claim 16 , wherein the bus bandwidth is a 32-bit bus bandwidth and the aligner transmits the compressed bus data comprising one to eight half-bytes in the 32-bit bus bandwidth.
19. The data communication apparatus of claim 16 , wherein, if the preset bus bandwidth is 16-bit bus bandwidth, the number of lines of the control bus is three, and if the preset bus bandwidth is 32-bit bus bandwidth, the number of lines of the control bus is six.
20. A data transmission method comprising: receiving bus data comprising a plurality of bytes to compare upper bits of a previous byte with upper bits of a current byte among the plurality of bytes; allowing the previous byte to be constituted with the full-byte and allowing the current byte to be constituted with the half-byte excluding the upper bits of the current byte if the upper bits of the previous byte are identical to the upper bits of the current byte; combining the full-byte and the half-byte to compress the bus data; and arraying the compressed bus data in a preset bus bandwidth to transmit.
Unknown
November 8, 2011
Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.