Legal claims defining the scope of protection, as filed with the USPTO.
1. A data processing method, comprising: receiving, by a receiver, a first data flow, wherein the first data flow is a 1× symbol rate data flow obtained after a 2× symbol rate quadrature phase shift keying (QPSK) modulation signal undergoes frame synchronization adjustment, balancing, data extraction, and constellation position determining; performing interpolation, by the receiver, into the first data flow to obtain a second data flow; receiving, by the receiver, a third data flow, wherein the third data flow is a 2× symbol rate data flow obtained after the 2× symbol rate QPSK modulation signal undergoes frame synchronization adjustment and balancing; calculating, by the receiver, a data flow signal quality difference between the third data flow and the second data flow; obtaining, by the receiver, a digital pre-distortion (DPD) non-linear distortion compensation coefficient according to the data flow signal quality difference and the third data flow or the second data flow.
2. The method according to claim 1 , wherein the performing interpolation into the first data flow to obtain the second data flow comprises: performing interpolation, by the receiver, into the first data flow of a 1× symbol rate to obtain the second data flow of a 2× symbol rate.
3. The method according to claim 2 , wherein the performing interpolation into the first data flow to obtain the second data flow comprises: interpolating, by the receiver, a preset value between every two data symbols in the first data flow of the 1× symbol rate; and performing anti-aliasing filtering, by the receiver, for the data flow with the interpolated preset value to obtain the second data flow of the 2× symbol rate.
4. The method according to claim 1 , wherein after receiving the third data flow and before calculating the data flow signal quality difference between the third data flow and the second data flow, the method further comprises: removing, by the receiver, the distortion compensation caused by balancing onto data distortion in the third data flow to obtain real data distortion.
5. The method according to claim 1 , wherein after receiving the third data flow and before calculating the data flow signal quality difference between the third data flow and the second data flow, the method further comprises: calculating, by the receiver, a delay difference between the third data flow and the second data flow; and performing delay alignment, by the receiver, between the third data flow and the second data flow according to the delay difference.
6. The method according to claim 5 , wherein the calculating the data flow signal quality difference between the third data flow and the second data flow comprises: determining, by the receiver, an actual symbol point corresponding to the third data flow and an ideal symbol point corresponding to the second data flow after the delay alignment; and calculating, by the receiver, a data flow signal quality difference between the actual symbol point and the ideal symbol point.
7. A data processing apparatus, comprising: an interpolating and filtering circuit, configured to receive a first data flow, wherein the first data flow is a 1× symbol rate data flow obtained after a 2× symbol rate quadrature phase shift keying (QPSK) modulation signal undergoes frame synchronization adjustment, balancing, data extraction, and constellation position determining, and to perform interpolation into the first data flow to obtain a second data flow; a receiving circuit, configured to receive a third data flow, wherein the third data flow is a 2× symbol rate data flow obtained after the 2× symbol rate QPSK modulation signal undergoes frame synchronization adjustment and balancing; a calculating circuit, configured to calculate a data flow signal quality difference between the third data flow and the second data flow; and an obtaining circuit, configured to obtain a digital pre-distortion (DPD) non-linear distortion compensation coefficient according to the data flow signal quality difference and the third data flow or the second data flow.
8. The apparatus according to claim 7 , wherein: the interpolating and filtering circuit is specifically configured to perform interpolation into the first data flow of a 1× symbol rate to obtain the second data flow of a 2× symbol rate.
9. The apparatus according to claim 8 , wherein the interpolating and filtering module comprises: an interpolating circuit, configured to interpolate a preset value between every two data symbols in the first data flow of the 1× symbol rate; and a filtering circuit, configured to perform anti-aliasing filtering for the data flow with the interpolated preset value to obtain the second data flow of the 2× symbol rate.
10. The apparatus according to claim 7 , further comprising: a de-balancer, configured to remove the distortion compensation caused by balancing onto data distortion in the third data flow to obtain real data distortion.
11. The apparatus according to claim 7 , wherein: the calculating circuit is further configured to calculate a delay difference between the third data flow and the second data flow; and the apparatus further comprises a processing circuit, configured to perform delay alignment between the third data flow and the second data flow according to the delay difference.
12. The apparatus according to claim 11 , wherein the calculating circuit comprises: a determining circuit, configured to determine an actual symbol point corresponding to the third data flow and an ideal symbol point corresponding to the second data flow after the delay alignment; and a calculating sub circuit, configured to calculate a data flow signal quality difference between the actual symbol point and the ideal symbol point.
13. A receiving device, comprising at least a frame synchronization circuit, a balancer, an extracting circuit, a hard decision circuit, and a data processing apparatus, wherein: the frame synchronization circuit is configured to perform symbol clock recovery and frame header alignment for a received data flow; the balancer is configured to perform distortion compensation for the data flow processed by the frame synchronization module; the extracting circuit is configured to perform data extraction for the data flow processed by the balancer; the hard decision circuit is configured to determine a constellation point for a symbol corresponding to the data flow processed by the extracting module to obtain the first data flow; and the data processing apparatus is configured to: receive a first data flow, wherein the first data flow is a 1× symbol rate data flow obtained after a 2× symbol rate quadrature phase shift keying (QPSK) modulation signal undergoes frame synchronization adjustment, balancing, data extraction, and constellation position determining, and to perform interpolation into the first data flow to obtain a second data flow; receive a third data flow, wherein the third data flow is a 2× symbol rate data flow obtained after the 2× symbol rate QPSK modulation signal undergoes frame synchronization adjustment and balancing; calculate a data flow signal quality difference between the third data flow and the second data flow; and obtain a digital pre-distortion (DPD) non-linear distortion compensation coefficient according to the data flow signal quality difference and the third data flow or the second data flow.
14. A data processing system, comprising at least a sending device and a receiving device, wherein: the sending device is configured to receive a DPD non-linear distortion compensation coefficient sent by the receiving device, convert the DPD non-linear distortion compensation coefficient into a data flow for implementing pre-distortion compensation, amplify power of the data flow, and output the amplified data flow; and the receiving device is configured to: perform symbol clock recovery and frame header alignment for a received data flow; perform distortion compensation for the data flow processed by the frame synchronization module; perform data extraction for the data flow processed by the balancer; determine a constellation point for a symbol corresponding to the data flow processed by the extracting module to obtain the first data flow; receive a first data flow, wherein the first data flow is a 1× symbol rate data flow obtained after a 2× symbol rate quadrature phase shift keying (QPSK) modulation signal undergoes frame synchronization adjustment, balancing, data extraction, and constellation position determining, and to perform interpolation into the first data flow to obtain a second data flow; receive a third data flow, wherein the third data flow is a 2× symbol rate data flow obtained after the 2× symbol rate QPSK modulation signal undergoes frame synchronization adjustment and balancing; calculate a data flow signal quality difference between the third data flow and the second data flow; and obtain a digital pre-distortion (DPD) non-linear distortion compensation coefficient according to the data flow signal quality difference and the third data flow or the second data flow.
Unknown
November 3, 2015
Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.