9971517

Accelerated Non-Volatile Memory Recirculation Processing

PublishedMay 15, 2018
Assigneenot available in USPTO data we have
Technical Abstract

Patent Claims
20 claims

Legal claims defining the scope of protection, as filed with the USPTO.

1

1. A system, comprising: a plurality of non-volatile random access memory blocks configured to store data; and a processor and logic integrated with and/or executable by the processor, the logic being configured to: receive a recirculation command; perform a coarse page lookup to determine valid ones of logical pages to be recirculated; request performance of a fine page lookup on physical pages of each block containing the valid logical pages to verify the valid logical pages; and send write commands corresponding to verified valid logical pages from the fine page lookup.

2

2. The system of claim 1 , wherein the coarse page lookup is performed using a page state table.

3

3. The system of claim 2 , wherein the page state table maintains a bit field for each codeword containing one or more of the logical pages.

4

4. The system of claim 3 , wherein each of the bit fields are used to determine one or more bits reflecting a status of the one or more logical pages contained in each codeword.

5

5. A method, comprising: receiving a recirculation command; performing a coarse page lookup to determine valid ones of logical pages to be recirculated; requesting performance of a fine page lookup on source physical addresses containing the valid logical pages to verify the valid logical pages; and sending write commands corresponding to verified valid logical pages from the fine page lookup.

6

6. The method of claim 5 , wherein the coarse page lookup is performed using a page state table.

7

7. The method of claim 6 , wherein the page state table includes a bit field for each codeword containing one or more of the logical pages.

8

8. The method of claim 7 , wherein each of the bit fields are used to determine one or more bits reflecting a status of the one or more logical pages contained in each codeword.

9

9. The method of claim 5 , wherein the fine page lookup includes cross-referencing a source physical address of the verified valid logical pages with a current physical address of the verified valid logical pages using a logical to physical table.

10

10. The method of claim 5 , wherein the coarse page lookup is performed using program instructions.

11

11. The method of claim 5 , wherein the request for a fine page lookup is sent to hardware.

12

12. The method of claim 5 , wherein the write commands are issued in a first-in-first-out manner.

13

13. A computer program product comprising a computer readable storage medium having program instructions embodied therewith, the program instructions readable and/or executable by a controller to cause the controller to: receive, by the controller, a recirculation command; perform, by the controller, a coarse page lookup to determine valid ones of logical pages to be recirculated; request, by the controller, performance of a fine page lookup on physical pages of each block containing the valid logical pages to verify the valid logical pages; and send, by the controller, write commands corresponding to verified valid logical pages from the fine page lookup.

14

14. The computer program product of claim 13 , wherein the coarse page lookup is performed using a page state table.

15

15. The computer program product of claim 14 , wherein the page state table maintains a bit field for each codeword containing one or more of the logical pages.

16

16. The computer program product of claim 15 , wherein each of the bit fields are used to determine one or more bits reflecting a status of the one or more logical pages contained in each codeword.

17

17. The computer program product of claim 13 , wherein the fine page lookup is performed using a logical to physical table.

18

18. The computer program product of claim 13 , wherein the coarse page lookup is performed using program instructions.

19

19. The computer program product of claim 13 , wherein the request for a fine page lookup is sent to hardware.

20

20. The computer program product of claim 13 , wherein the write commands are issued in a first-in-first-out manner.

Patent Metadata

Filing Date

Unknown

Publication Date

May 15, 2018

Inventors

Timothy J. Fisher
Lincoln T. Simmons
Adalberto G. Yanes

Want to explore more patents?

Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.

Citation & reuse

Analysis on this page is generated by Patentable — an AI-powered patent intelligence platform. AI-generated summaries, explanations, and analysis may be reused with attribution and a visible link back to the canonical URL below. Patent abstracts and claims are USPTO public domain.

Cite as: Patentable. “ACCELERATED NON-VOLATILE MEMORY RECIRCULATION PROCESSING” (9971517). https://patentable.app/patents/9971517

© 2026 Patentable. All rights reserved.

Patentable is a research and drafting-assistant tool, not a law firm, and does not provide legal advice. Documents we generate are drafts for review by a licensed patent attorney.