Patentable/Patents/RE45078
RE45078

Highly Efficient Design of Storage Array Utilizing Multiple Pointers to Indicate Valid and Invalid Lines for Use in First and Second Cache Spaces and Memory Subsystems

PublishedAugust 12, 2014
Assigneenot available in USPTO data we have
InventorsGautam Nag Kavipurapu
Technical Abstract

Patent Claims

Legal claims defining the scope of protection, as filed with the USPTO.

Claim text for this patent isn't available yet.

Patent Metadata

Filing Date

Unknown

Publication Date

August 12, 2014

Inventors

Gautam Nag Kavipurapu

Want to explore more patents?

Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.

Browse All PatentsTry Prior Art Search
Citation & reuse

Analysis on this page is generated by Patentable — an AI-powered patent intelligence platform. AI-generated summaries, explanations, and analysis may be reused with attribution and a visible link back to the canonical URL below. Patent abstracts and claims are USPTO public domain.

Cite as: Patentable. “HIGHLY EFFICIENT DESIGN OF STORAGE ARRAY UTILIZING MULTIPLE POINTERS TO INDICATE VALID AND INVALID LINES FOR USE IN FIRST AND SECOND CACHE SPACES AND MEMORY SUBSYSTEMS” (RE45078). https://patentable.app/patents/RE45078

© 2026 Patentable. All rights reserved.

Patentable is a research and drafting-assistant tool, not a law firm, and does not provide legal advice. Documents we generate are drafts for review by a licensed patent attorney.