Patentable/Patents/RE45097
RE45097

High Speed Memory and Input/Output Processor Subsystem for Efficiently Allocating and Using High-Speed Memory and Slower-Speed Memory

PublishedAugust 26, 2014
Assigneenot available in USPTO data we have
InventorsSundar IyerNick McKeown
Technical Abstract

Patent Claims

Legal claims defining the scope of protection, as filed with the USPTO.

Claim text for this patent isn't available yet.

Patent Metadata

Filing Date

Unknown

Publication Date

August 26, 2014

Inventors

Sundar Iyer
Nick McKeown

Want to explore more patents?

Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.

Browse All PatentsTry Prior Art Search
Citation & reuse

Analysis on this page is generated by Patentable — an AI-powered patent intelligence platform. AI-generated summaries, explanations, and analysis may be reused with attribution and a visible link back to the canonical URL below. Patent abstracts and claims are USPTO public domain.

Cite as: Patentable. “HIGH SPEED MEMORY AND INPUT/OUTPUT PROCESSOR SUBSYSTEM FOR EFFICIENTLY ALLOCATING AND USING HIGH-SPEED MEMORY AND SLOWER-SPEED MEMORY” (RE45097). https://patentable.app/patents/RE45097

© 2026 Patentable. All rights reserved.

Patentable is a research and drafting-assistant tool, not a law firm, and does not provide legal advice. Documents we generate are drafts for review by a licensed patent attorney.