Array substrate having multiple common electrode lines

1. An array substrate, comprising: a substrate, multiple gate lines, multiple data lines and multiple common electrode lines which are disposed at a same side of the substrate; wherein, the substrate includes a first surface; the multiple gate lines are disposed on the first surface; the multiple gate lines are extended along a first direction and separately arranged along a second direction; the multiple data lines and the multiple gate lines are insulated by a first insulation layer; the data lines are extended along the second direction and separately arranged along the first direction; the multiple common electrode lines and the multiple gate lines are parallel; one common electrode line is disposed between two adjacent gate lines; the common electrode line and the data line are insulated by the first insulation layer; the common electrode line is disposed adjacent to the first surface; each common electrode line is a metal layer; among two adjacent gate lines and two adjacent data lines, one pixel region is defined; the array substrate further includes a thin-film transistor, a common electrode and a pixel electrode disposed in the pixel region; the thin-film transistor includes a gate electrode, the first insulation layer, a channel layer, a source electrode and a drain electrode; the gate electrode is disposed on the first surface; the common electrode and the common electrode line are electrically connected, and the common electrode is disposed on the first surface; the common electrode is a transparent conductive layer; the common electrode line is disposed on the common electrode and is electrically connected to the common electrode; the channel layer, the source electrode and the drain electrode are disposed on the first insulation layer, and the source electrode and the drain electrode are disposed at two opposite terminals of the channel layer; the pixel electrode is disposed on the first insulation layer and is corresponding to the common electrode, and the pixel electrode and the drain electrode are electrically connected; a second insulation layer covers the channel layer, the source electrode, the drain electrode, the pixel electrode and the data line.

2. The array substrate according to claim 1 , wherein, the pixel electrode is a metal layer for reflecting a light incident to the pixel electrode.

3. The array substrate according to claim 1 , wherein, the thin-film transistor further includes a first ohmic contact layer, the first ohmic contact layer is disposed between the channel layer and the source electrode for decreasing a contact resistance between the channel layer and the source electrode.

4. The array substrate according to claim 1 , wherein, the thin-film transistor further includes a second ohmic contact layer, the second ohmic contact layer is disposed between the channel layer and the drain electrode for decreasing a contact resistance between the channel layer and the drain electrode.

5. The array substrate according to claim 1 , wherein, the first insulation layer includes a first through hole provided corresponding to the gate line; the second insulation layer includes a second through hole provided corresponding to the first through hole, and includes a third through hole provided corresponding to the data line; the array substrate further includes a gate terminal and a data terminal; the gate terminal is electrically connected to the gate line through the first through hole and the second through hole; the data terminal is electrically connected to the data line through the third through hole, wherein, the gate terminal and the data terminal are electrically conductive.