A device includes a first semiconductor layer, a second semiconductor layer, and an intrinsic semiconductor layer. The second semiconductor layer is over the first semiconductor layer. The first semiconductor layer and the second semiconductor layer are of opposite conductivity types. The second semiconductor layer includes a first sidewall and a second sidewall substantially perpendicular to and larger than the first sidewall. The intrinsic semiconductor layer is in contact with the second sidewall of the second semiconductor layer and the first semiconductor layer.
Legal claims defining the scope of protection, as filed with the USPTO.
Claim text for this patent isn't available yet.
Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.
August 2, 2018
December 10, 2019
Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.