A semiconductor memory device includes a cell string, a common source line controller, and a page buffer. The cell string includes a plurality of memory cells coupled in series between a common source line and a bit line. In a read operation, the common source line controller provides a channel current to the cell string through the common source line. The page buffer senses data stored in a selected memory cell among the plurality of memory cells by sensing a current of the bit line when the channel current is provided. The common source line controller precharges the bit line by providing the channel current to the cell string through the common source line. After the bit line is precharged, the page buffer senses the data stored in the selected memory cell by transmitting a voltage of the bit line to a sensing node.
Legal claims defining the scope of protection. Each claim is shown in both the original legal language and a plain English translation.
Claims not yet imported for this patent.
Claims are being imported from USPTO data. Check back soon!
Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.
March 2, 2018
December 17, 2019
Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.