Patentable/Patents/US-10606751
US-10606751

Techniques for cache delivery

PublishedMarch 31, 2020
Assigneenot available in USPTO data we have
Inventorsnot available in USPTO data we have
Technical Abstract

An input/output (I/O) device arranged to receive an information element including a payload, determine control information from the information element, classify the information element based on the control information, and issue a write to one of a plurality of computer-readable media based on the classification of the information element, the write to cause the payload to be written to the one of the plurality of computer-readable media.

Patent Claims
24 claims

Legal claims defining the scope of protection, as filed with the USPTO.

1

1. An apparatus, comprising: a memory; and logic, at least a portion of the logic in circuitry coupled to the memory, the logic to: receive an information element, the information element to include control information and a payload; separately classify each of the payload and the control information as one of a quality of service (QoS) traffic or a non-QoS traffic; and issue at least one write to one or more of a plurality of computer-readable media based on the classifications of the payload and the control information, the plurality of computer-readable media comprising a first computer-readable media and a second computer-readable media, the at least one write to comprise a first write to cause the payload to be written to the first computer-readable media based on the classification of the payload and a second write to cause the control information to be written to the second computer-readable media based on the classification of the control information.

2

2. The apparatus of claim 1 , wherein the plurality of computer-readable media include a cache memory and a system memory, wherein the classifications of the payload and the control information are to comprise different classifications.

3

3. The apparatus of claim 2 , wherein the logic is to determine the cache memory can accommodate the information element based on a predetermined value associated with the cache memory, wherein the first computer-readable media is to comprise the cache memory, wherein a number of fields of the control information for the information element are to be different than a number of fields of a control information of a different information element.

4

4. The apparatus of claim 3 , wherein the logic is further to prevent a subsequent information element from evicting the information element from the cache memory, wherein the cache memory is to be shared by a plurality of virtual network functions (VNFs).

5

5. The apparatus of claim 2 , wherein the logic is to determine the cache memory cannot accommodate the information element based on a predetermined value associated with the cache memory, wherein the control information is to comprise a differentiated services code point (DSCP) in a differentiated services (DS) field of an IP header, the classifications to be conveyed by one or more memory buffer descriptors.

6

6. The apparatus of claim 1 , the one or more of the plurality of computer-readable media comprising system memory or random access memory.

7

7. The apparatus of claim 1 , wherein the logic is to enable or disable a no snoop field in a peripheral component interconnect express (PCIe) write transaction based on the classification of the information element, wherein the control information is to comprise a PCIe transaction processing hint (TPH) field, wherein a PCIe root complex of the apparatus is to comprise at least a portion of the logic.

8

8. The apparatus of claim 1 , wherein the logic is to issue an allocating write to the first computer-readable media for the payload based on the classification of the payload, the first computer-readable media comprising a processor cache.

9

9. The apparatus of claim 1 , wherein the logic is to issue a non-allocating write to the first computer-readable media for the payload based on the classification of the payload, the first computer-readable media comprising a processor cache.

10

10. The apparatus of claim 1 , the logic to determine a priority for the information element based on QoS data generated using the control information, the priority comprising a high priority or a low priority.

11

11. The apparatus of claim 10 , the logic to store the information element in a cache memory responsive to the information element having the high priority.

12

12. One or more computer-readable media to store instructions that when executed by a processor circuit causes the processor circuit to: receive an information element, the information element to include a control information and a payload; separately classify each of the payload and control information as one of a quality of service (QoS) traffic or a non-QoS traffic; and issue at least one write to one or more of a plurality of computer-readable media based on the classifications of the payload and the control information, the plurality of computer-readable media comprising a first computer-readable media and a second computer-readable media, the at least one write to comprise a first write to cause the payload to be written to the first computer-readable media based on the classification of the payload and a second write to cause the control information to be written to the second computer-readable media based on the classification of the control information.

13

13. The one or more computer-readable media of claim 12 , wherein the first computer-readable media is to comprise a cache memory, wherein the control information is to comprise one or more tuples, wherein the classifications are to be based on a comparison of the one or more tuples to a tuple lookup data structure, wherein the comparison is to determine a match between the one or more tuples and a first entry of the tuple lookup data structure.

14

14. The one or more computer-readable media of claim 12 , the plurality of computer-readable media comprising random access memory or a system memory.

15

15. The one or more computer-readable media of claim 12 , with instructions to issue an allocating write to the first computer-readable media for the payload based on the classification of the payload, the first computer-readable media comprising a processor cache.

16

16. The one or more computer-readable media of claim 12 , with instructions to issue a non-allocating write to the first computer-readable media for the payload based on the classification of the payload, the first computer-readable media comprising a processor cache.

17

17. The one or more computer-readable media of claim 12 , with instructions to determine a priority for the information element based on QoS data generated using the control information, the priority comprising a high priority or a low priority.

18

18. The one or more computer-readable media of claim 17 , with instructions to store the information element in a cache memory responsive to the information element having the high priority.

19

19. A system comprising: a network device; and logic, at least a portion of the logic implemented by the network device, the logic to: receive, via the network device, an information element, the information element to include control information and a payload; separately classify each of the payload and the control information as one of a quality of service (QoS) traffic or a non-QoS traffic; and issue at least one write to one or more of a plurality of computer-readable media based on the classifications of the payload and the control information, the plurality of computer-readable media comprising a first computer-readable media and a second computer-readable media, the at least one write to comprise a first write to cause the payload to be written to the first computer-readable media based on the classification of the payload and a second write to cause the control information to be written to the second computer-readable media based on the classification of the control information.

20

20. The system of claim 19 , the network device including a physical network device comprising one or more of a network interface controller (NIC), a field programmable gate array (FPGA), an application specific integrated circuit (ASIC), a system on a chip (SOC), a platform controller hub (PCH), a direct media interface (DMI), an ultrapath interconnect (UPI), a direct memory access (DMA) controller, a complex programmable logic device (CPLD) a microprocessor, a server, a network node, and a computer.

21

21. The system of claim 20 , the physical network device to implement a virtual network device.

22

22. The system of claim 21 , the virtual network device comprising one or more of a virtualized network function (VNF), a soft processor, a hypervisor, a virtual disk drive, and a virtual private network (VPN).

23

23. The system of claim 19 , the logic to determine a priority for the information element based on QoS data generated using the control information, the priority comprising a high priority or a low priority.

24

24. The system of claim 23 , the logic to store the information element in a cache memory responsive to the information element having the high priority.

Classification Codes (CPC)

Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.

Patent Metadata

Filing Date

July 1, 2016

Publication Date

March 31, 2020

Want to explore more patents?

Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.

Citation & reuse

Analysis on this page is generated by Patentable — an AI-powered patent intelligence platform. AI-generated summaries, explanations, and analysis may be reused with attribution and a visible link back to the canonical URL below. Patent abstracts and claims are USPTO public domain.

Cite as: Patentable. “Techniques for cache delivery” (US-10606751). https://patentable.app/patents/US-10606751

© 2026 Patentable. All rights reserved.

Patentable is a research and drafting-assistant tool, not a law firm, and does not provide legal advice. Documents we generate are drafts for review by a licensed patent attorney.