A method of forming a three-dimensional transistor device. The method may include providing a fin array on a substrate, the fin array comprising a plurality of fin structures, formed from a monocrystalline semiconductor, and disposed subjacent to a hard mask layer. The method may include directing angled ions at the fin array, wherein the angled ions form a non-zero angle of incidence with respect to a perpendicular to a plane of the substrate. The angled ions may etch the plurality of fin structures to form a stack of isolated nanowires, within a given fin structure.
Legal claims defining the scope of protection, as filed with the USPTO.
1. A method of forming a three-dimensional transistor device, comprising: providing a fin array on a substrate, the fin array comprising a plurality of fin structures, formed from a monocrystalline semiconductor, and disposed subjacent to a hard mask layer; and directing angled ions at the fin array, wherein the angled ions form a non-zero angle of incidence with respect to a perpendicular to a plane of the substrate, wherein the angled ions etch the plurality of fin structures to form a stack of isolated nanowires, within a given fin structure.
2. The method of claim 1 , wherein the directing the angled ions comprises directing first angled ions at a first non-zero angle of incidence with respect to the perpendicular, and directing second angled ions at a second non-zero angle of incidence with respect to the perpendicular, opposite the first non-zero angle of incidence.
3. The method of claim 1 , wherein a value of the non-zero angle of incidence ranges between 10 degrees and 80 degrees.
4. The method of claim 3 , wherein the value of the non-zero angle of incidence ranges between 10 degrees and 50 degrees.
5. The method of claim 1 , wherein the monocrystalline semiconductor comprises silicon, and wherein the hard mask layer comprises silicon nitride.
6. The method of claim 1 , wherein the directing the angled ions comprises performing a reactive ion beam etching operation, wherein the fin structures are preferentially etched with respect to the hard mask layer.
7. The method of claim 1 , wherein during the directing the angled ions, an oxide fill material is disposed between the fin structures.
8. The method of claim 7 , wherein the directing the angled ions comprises performing a reactive ion beam etching operation for selectively etching the oxide fill material and the fin structures with respect to the hard mask layer.
9. The method of claim 1 , wherein the directing the angled ions comprises directing an angled ribbon ion beam to the substrate in a reactive ion beam etch.
10. A method of forming a gate-all-around transistor device, comprising: providing a fin array on a substrate, the fin array comprising: a plurality of fin structures, formed from monocrystalline silicon; and a hard mask layer, disposed on the plurality of fin structures; directing first angled ions at a first non-zero angle of incidence with respect to a perpendicular to a plane of the substrate; and directing second angled ions at a second non-zero angle of incidence with respect to the perpendicular, opposite the first non-zero angle of incidence, wherein the first angled ions and the second angled ions together etch the plurality of fin structures to form a stack of isolated nanowires, within a given fin structure.
11. The method of claim 10 , wherein the directing the first angled ions takes place simultaneously to the directing the second angled ions.
12. The method of claim 10 , wherein during the directing the first angled ions and the directing the second angled ions, an oxide fill material is disposed between the fin structures.
13. The method of claim 12 , wherein the first angled ions and second angled ions selectively etch the oxide fill material and the fin structures with respect to the hard mask layer.
14. The method of claim 10 , wherein the first non-zero angle of incidence and the second non-zero angle of incidence comprise an absolute value of 10 degrees to 50 degrees.
15. The method of claim 10 , wherein the first angled ions comprise a first angled ribbon ion beam and the second angled ions comprise a second angled ribbon ion beam, wherein the first angled ribbon ion beam and the second angled ribbon ion beam are extracted from a plasma chamber and directed to the substrate when the substrate is disposed in a process chamber, adjacent the plasma chamber.
Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.
December 3, 2018
March 31, 2020
Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.