Provided are a method and an apparatus for performing a HARQ based on a polar code in a wireless communication system. The apparatus transmits multiple first output bits, which are generated from multiple first input bits, to a receiver. Upon receiving a retransmission request, the apparatus generates multiple second output bits from multiple second input bits. The apparatus selects multiple third output bits from among the multiple second output bits, and transmits the selected multiple third output bits to the receiver. Bits, which are encoded differently from the multiple first output bits among the multiple second output bits, are preferentially selected as the multiple third output bits.
Legal claims defining the scope of protection, as filed with the USPTO.
1. A method for performing a Hybrid Automatic Repeat reQuest (HARQ) based on a polar code, comprising: acquiring, by a transmitter, a plurality of first input bits being inputted to a first encoder from a plurality of mother bits having at least one information bit and at least one frozen bit; transmitting, by the transmitter to a receiver, a plurality of first output bits being generated from the first input bits by the first encoder; receiving, by the transmitter, a re-transmission request for the plurality of mother bits from the receiver; acquiring, by the transmitter, a plurality of second input bits being inputted to a second encoder from the plurality of mother bits; generating, by the transmitter, a plurality of second output bits being generated from the second input bits by the second encoder; selecting, by the transmitter, a plurality of third output bits from the plurality of second output bits; and transmitting, by the transmitter, the plurality of third output bits to the receiver, wherein the plurality of second input bits include at least one information bit being included in the plurality of first input bits, and wherein, among the plurality of second output bits, bits being encoded differently from the plurality of first input bits are preferentially selected as the third output bits.
2. The method of claim 1 , wherein, within the plurality of first input bits, the information bit is positioned to a position having a better channel quality for the first encoder as compared to the frozen bit, and wherein, within the plurality of second input bits, the information bit is positioned to a position having a better channel quality for the second encoder as compared to the frozen bit.
3. The method of claim 1 , wherein the first encoder generates the plurality of first output bits by performing exclusive OR (XOR) operation between the plurality of first input bits, and wherein the second encoder generates the plurality of second output bits by performing XOR operation between the plurality of second input bits.
4. The method of claim 3 , wherein, among the plurality of second output bits, bits being processed with XOR operation that are different from the plurality of first output bits or bits being processed with a number of XOR operations that is different from the plurality of first output bits are preferentially selected as the plurality of third output bits.
5. The method of claim 4 , wherein, among the plurality of second output bits, bits being processed with XOR operation that are the same as the plurality of first output bits and bits being processed with a number of XOR operations that is the same as the plurality of first output bits are preferentially excluded from being selected as the plurality of third output bits.
6. The method of claim 1 , wherein the plurality of first input bits do not include the at least one frozen bit, and the plurality of second input bits include the at least one frozen bit.
7. The method of claim 1 , wherein the first encoder performs encoding based on a first generator matrix, and the second encoder performs encoding based on a second generator matrix, and wherein the second generator matrix has a greater size than the first generator matrix.
8. The method of claim 7 , wherein the first generator matrix and the second generator matrix are acquired by puncturing a same mother matrix.
9. The method of claim 7 , wherein the second generator matrix corresponds to an 8 by 8 matrix, and the first generator matrix corresponds to a 4 by 4 matrix.
10. A device for performing a Hybrid Automatic Repeat request (HARQ) based on a polar code, comprising: a radio frequency (RF) unit transmitting and receiving radio signals; and a processor controlling the RF unit and including a first encoder and a second encoder, wherein the processor is configured to: acquire a plurality of first input bits being inputted to a first encoder from a plurality of mother bits having at least one information bit and at least one frozen bit, transmit a plurality of first output bits being generated from the first input bits by the first encoder to a receiver, receive a re-transmission request for the plurality of mother bits from the receiver, acquire a plurality of second input bits being inputted to a second encoder from the plurality of mother bits, generate a plurality of second output bits being generated from the second input bits by the second encoder, select a plurality of third output bits from the plurality of second output bits, and transmit the plurality of third output bits to the receiver, wherein the plurality of second input bits include at least one information bit being included in the plurality of first input bits, and wherein, among the plurality of second output bits, bits being encoded differently from the plurality of first input bits are preferentially selected as the third output bits.
11. The device of claim 10 , wherein, within the plurality of first input bits, the information bit is positioned to a position having a better channel quality for the first encoder as compared to the frozen bit, and wherein, within the plurality of second input bits, the information bit is positioned to a position having a better channel quality for the second encoder as compared to the frozen bit.
12. The device of claim 10 , wherein the first encoder generates the plurality of first output bits by performing exclusive OR (XOR) operation between the plurality of first input bits, and wherein the second encoder generates the plurality of second output bits by performing XOR operation between the plurality of second input bits.
13. The device of claim 12 , wherein, among the plurality of second output bits, bits being processed with XOR operation that are different from the plurality of first output bits or bits being processed with a number of XOR operations that is different from the plurality of first output bits are preferentially selected as the plurality of third output bits.
14. The device of claim 13 , wherein, among the plurality of second output bits, bits being processed with XOR operation that are the same as the plurality of first output bits and bits being processed with a number of XOR operations that is the same as the plurality of first output bits are preferentially excluded from being selected as the plurality of third output bits.
15. The device of claim 10 , wherein the plurality of first input bits do not include the at least one frozen bit, and the plurality of second input bits include the at least one frozen bit.
Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.
August 9, 2017
June 30, 2020
Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.