Described is an apparatus for over-clocking or under-clocking, the apparatus comprises: a locked loop (e.g., phase locked loop or frequency locked loop) having a feedback divider, the locked loop to receive a reference clock and to compare it with a feedback clock which is output from the feedback divider, and to generate an output clock; a post locked loop divider, coupled to the locked loop, to receive the output clock and to generate a base clock for other logic units; and a control logic to adjust first and second divider ratios for the feedback divider and the post locked loop divider respectively for over-clocking or under-clocking the base clock such that the locked loop remains locked while being over-clocked or under-clocked.
Legal claims defining the scope of protection, as filed with the USPTO.
1. An apparatus comprising: a clocking source to receive a reference clock and to generate an output clock; and a control logic coupled to the clocking source, wherein the control logic is to adjust a divider ratio, for a divider of the clocking source, to adjust a frequency of the output clock such that a phase of the output clock remains locked relative to the reference clock while the control logic is to adjust the divider ratio.
2. The apparatus of claim 1 , wherein the clocking source is one of a phase locked loop (PLL) or a frequency locked loop (FLL).
3. The apparatus of claim 1 , wherein the control logic is to adjust the divider ratio slower than a bandwidth of the clocking source.
4. The apparatus of claim 1 , wherein the clocking source is a first clocking source, and wherein the output clock is received as a reference clock by a second clocking source.
5. The apparatus of claim 4 , wherein the control logic is to adjust the divider ratio of the first clock source such that the second clocking source does not lose a locked status.
6. The apparatus of claim 1 , wherein the clocking source is phase locked prior to the control logic is to adjust the divider ratio.
7. The apparatus of claim 1 , wherein the control logic is controllable by software.
8. The apparatus of claim 1 , wherein the control logic is to save a code associated with an oscillator of the clocking source.
9. The apparatus of claim 1 , wherein the control logic is to save coefficients of a digital filter of the clocking source.
10. The apparatus of claim 1 , wherein the divider is a fractional divider.
11. An apparatus comprising: a phase locked loop (PLL) having a divider, wherein the PLL is to receive a reference clock and to compare the reference clock with a feedback clock, wherein the feedback clock is output from the divider, and wherein the PLL is to generate an output clock; and a logic to adaptively adjust a divider ratio for the divider such that the PLL remains locked while being over-clocked or under-clocked.
12. The apparatus of claim 11 , wherein the divider is a first divider, and wherein the apparatus comprising a second divider, coupled to the PLL, to receive the output clock and to generate a base clock for one or more logic units.
13. The apparatus of claim 12 , wherein the PLL is a first PLL, wherein the one or more logic units includes a second PLL, and wherein the base clock is a reference clock of the second PLL.
14. The apparatus of claim 12 , wherein the logic is to adaptively adjust divider ratio for the second divider such that the PLL remains locked while being over-clocked or under-clocked.
15. A system comprising: a memory; a processor coupled to the memory, wherein the processor includes: a first phase locked loop (PLL) having a divider, wherein the first PLL is to receive a reference clock and to compare the reference clock with a feedback clock, wherein the feedback clock is output from the divider, and wherein the first PLL is to generate an output clock; a second PLL to receive a version of the output clock; and a logic to adaptively adjust a divider ratio for the divider such that the first PLL remains locked while the logic is to adjust the divider ratio; and a connectivity interface coupled to the processor.
16. The system of claim 15 , wherein the logic is to adjust the divider ratio slower than a bandwidth of the first PLL.
17. The system of claim 15 , wherein the logic is to adjust the divider ratio of the first PLL such that the second PLL does not lose a locked status.
18. The system of claim 15 , wherein the first PLL is phase locked prior to the logic is to adjust the divider ratio.
19. The system of claim 15 , wherein the logic is controllable by software.
20. The system of claim 15 , wherein the logic is to save a code associated with an oscillator of the first PLL.
Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.
January 18, 2019
July 14, 2020
Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.