Patentable/Patents/US-10847368
US-10847368

EUV resist patterning using pulsed plasma

PublishedNovember 24, 2020
Assigneenot available in USPTO data we have
Inventorsnot available in USPTO data we have
Technical Abstract

A coating layer is deposited on a patterned feature on a first portion of a substrate. A second portion of the substrate outside the patterned feature is etched. The etching and the depositing are performed in a single pulsed plasma process using at least one of a pulsed source power signal and a pulsed bias power signal.

Patent Claims
18 claims

Legal claims defining the scope of protection, as filed with the USPTO.

1

1. A method to manufacture an electronic device comprising: depositing a coating layer on a patterned feature on a first portion of a substrate; and etching a second portion of the substrate, wherein the etching and the depositing are performed in a single pulsed plasma process using both a pulsed source power signal and a pulsed bias power signal, wherein at least two of processing parameters comprising a pressure, a gas chemistry and a temperature of the single pulsed plasma process to perform the depositing and the etching are the same, wherein depositing the coating layer and etching the second portion of the substrate are cycled with one another, and wherein the off portion of the duty cycle of the pulsed source power signal does not overlap with the off portion of the duty cycle of the pulsed bias power signal.

2

2. The method of claim 1 , further comprising controlling timing between the pulsed source power signal and the pulsed bias power signal.

3

3. The method of claim 1 , wherein a duty cycle of the pulsed bias power signal is greater than a duty cycle of the pulsed source power signal.

4

4. The method of claim 1 , wherein a duty cycle of the pulsed bias power signal is smaller than a duty cycle of the pulsed source power signal.

5

5. The method of claim 1 , wherein a duty cycle of the pulsed bias power signal is similar to a duty cycle of the pulsed source power signal.

6

6. The method of claim 1 wherein the pulsed bias power signal is delayed relative to the pulsed source power signal.

7

7. A method to provide an extreme ultraviolet (EUV) photoresist patterning, the method comprising generating a pulsed source radio frequency (RF) power signal; generating a pulsed bias RF power signal, wherein the pulsed bias RF power signal is shifted relative to the pulsed source RF power signal; depositing a coating layer on a patterned EUV photoresist feature on a first portion of a substrate while etching a second portion of the substrate using at least one of the pulsed source RF power signal and the pulsed bias RF power signal, wherein at least two of processing parameters comprising a pressure, a plasma source power, a bias power, a gas chemistry and a temperature of the single pulsed plasma process to perform the depositing and etching are the same, wherein depositing the coating layer and etching the second portion of the substrate are cycled with one another.

8

8. The method of claim 7 , further comprising controlling a duty cycle of the at least one of the pulsed source RF power signal and the pulsed bias RF power signal.

9

9. The method of claim 7 , further comprising controlling timing between the pulsed source RF power signal and the pulsed bias RF Power signal.

10

10. The method of claim 7 , wherein a pulse switching frequency of the at least one of the pulsed source RF power signal and the pulsed bias RF power signal is in a range from 0.5 kHz to about 10 kHz.

11

11. The method of claim 7 , wherein the substrate comprises an anti-reflective coating, a hard mask, a polymer layer, a conductive layer, an insulating layer, a semiconductor layer, or any combination thereof.

12

12. The method of claim 7 , wherein the coating layer comprises silicon (Si), bromine (Br), oxide (O), carbon (C), or any combination thereof.

13

13. A system to manufacture an electronic device, comprising: a processing chamber comprising a pedestal to hold a workpiece comprising a patterned feature on a first portion of a substrate; a plasma source coupled to the processing chamber to generate a pulsed plasma; a source power supply coupled to the plasma source to generate a pulsed source power signal; a bias power supply coupled to the pedestal to generate a pulsed bias power signal; and a processor coupled to the processing chamber, the processor having a first configuration to control depositing a coating layer on the patterned feature, the processor having a second configuration to control etching of a second portion of the substrate, wherein the etching and the depositing are performed in a single pulsed plasma process using both the pulsed source power signal and the pulsed bias power signal, wherein at least two of processing parameters including a pressure, a gas chemistry and a temperature of the single pulsed plasma process to perform the depositing and the etching are the same, wherein depositing the coating layer and etching the second portion of the substrate are cycled with one another, and wherein the off portion of the duty cycle of the pulsed source power signal does not overlap with the off portion of the duty cycle of the pulsed bias power signal.

14

14. The system of claim 13 , wherein a pulse switching frequency of at least one of the pulsed source RF power signal and the pulsed bias RF power signal is in a range from 10 Hz to about 10 kHz.

15

15. The system of claim 13 , wherein the processor has a third configuration to control timing between the pulsed source power signal and the pulsed bias power signal.

16

16. The system of claim 13 , wherein the processor has a fourth configuration to control a duty cycle of at least one of the pulsed source power signal and the pulsed bias power signal.

17

17. The system of claim 13 , wherein the pulsed bias power signal is delayed relative to the pulsed source power signal.

18

18. A method to manufacture an electronic device comprising: depositing a coating layer on a patterned feature on a first portion of a substrate; and etching a second portion of the substrate, wherein the etching and the depositing are performed in a single pulsed plasma process using at least one of a pulsed source power signal and a pulsed bias power signal, wherein at least two of processing parameters comprising a pressure, a gas chemistry and a temperature of the single pulsed plasma process to perform the depositing and the etching are the same, wherein depositing the coating layer and etching the second portion of the substrate are cycled with one another, and wherein a duty cycle of the pulsed bias power signal is greater than a duty cycle of the pulsed source power signal.

Classification Codes (CPC)

Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.

Patent Metadata

Filing Date

April 7, 2017

Publication Date

November 24, 2020

Want to explore more patents?

Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.

Citation & reuse

Analysis on this page is generated by Patentable — an AI-powered patent intelligence platform. AI-generated summaries, explanations, and analysis may be reused with attribution and a visible link back to the canonical URL below. Patent abstracts and claims are USPTO public domain.

Cite as: Patentable. “EUV resist patterning using pulsed plasma” (US-10847368). https://patentable.app/patents/US-10847368

© 2026 Patentable. All rights reserved.

Patentable is a research and drafting-assistant tool, not a law firm, and does not provide legal advice. Documents we generate are drafts for review by a licensed patent attorney.