A monolithically integrated circuit comprising a semiconducting wafer, a metal oxide thin film semiconductor device disposed adjacent a first region of the semiconducting wafer, and a dissimilar semiconductor device disposed adjacent a second region of the semiconducting wafer and fabrication methods thereof.
Legal claims defining the scope of protection, as filed with the USPTO.
1. A method of forming a monolithically integrated circuit on a semiconducting wafer, the method comprising: forming a metal oxide thin film semiconductor device adjacent a first region of the semiconducting wafer; and forming a dissimilar semiconductor device on a second region of the semiconducting wafer, wherein forming the metal oxide thin film semiconductor device and dissimilar semiconductor device includes: forming a metal oxide thin film semiconductor device gate adjacent the first region of the semiconducting wafer and a dissimilar semiconductor device gate adjacent the second region of the semiconducting wafer; depositing a metal oxide thin film semiconductor device insulating layer adjacent the metal oxide thin film semiconductor device gate and over the dissimilar semiconductor device gate; depositing a metal oxide thin film semiconductor device semiconducting layer adjacent the metal oxide thin film semiconductor device insulating layer; and removing at least a portion of the metal oxide thin film semiconductor device insulating layer and the metal oxide thin film semiconductor device semiconducting layer from the second region of the semiconducting wafer.
2. The method of claim 1 wherein the dissimilar semiconductor device includes a thermal budget and the metal oxide thin film semiconductor device is formed in processing conditions that do not exceed the thermal budget of the dissimilar semiconductor device.
3. The method of claim 1 wherein the metal oxide thin film semiconductor device and dissimilar semiconductor device are formed concurrently in a front end of line process.
4. The method of claim 3 further comprising depositing one or more insulating layers adjacent the dissimilar semiconductor device gate for passivation of the dissimilar semiconductor device prior to forming at least some layers of the metal oxide thin film semiconductor device.
5. The method of claim 4 wherein at least one of the one or more insulating layers is deposited adjacent the first region of the semiconducting wafer for forming a dielectric film for the metal oxide thin film semiconductor device concurrently with being deposited adjacent the dissimilar semiconductor device gate.
6. The method of claim 3 wherein the metal oxide thin film semiconductor device includes a metal oxide thin film semiconductor device gate and the dissimilar semiconductor device includes a dissimilar semiconductor device gate, the metal oxide thin film semiconductor device gate being formed from a same material and concurrently with the dissimilar semiconductor device gate.
7. The method of claim 3 further comprising depositing a protective layer over the dissimilar semiconductor device gate prior to depositing the metal oxide thin film semiconductor device semiconducting layer.
8. The method of claim 1 further comprising forming electrically conducting interconnects between the metal oxide thin film semiconductor device and the dissimilar semiconductor device.
Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.
December 20, 2019
February 23, 2021
Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.