Disclosed are techniques for forming and operating magnetic memory devices.
Legal claims defining the scope of protection, as filed with the USPTO.
1. A bit-cell circuit, comprising: one or more non-volatile magnetic memory devices individually comprising: a first magnetic tunnel junction component including a first terminal, the first magnetic tunnel junction component abutting a first surface of a metal layer; and a second magnetic tunnel junction component including a second terminal, the second magnetic tunnel junction component abutting a second surface, opposite from the first surface, of the metal layer, wherein the metal layer comprises a spin-orbit-torque (SOT) continuous metal layer including a first end and a third terminal at the first end; wherein the first magnetic tunnel junction component stores a first signal and/or state responsive to a voltage applied between the third terminal and the first terminal and wherein the second magnetic tunnel junction component stores a second signal and/or state responsive to a voltage applied between the third terminal and the second terminal, and wherein a magnetization vector orientation of one of the first and second magnetic tunnel junction components changes while maintaining a magnetization vector orientation of another of the first and second magnetic tunnel junction components when storing the first signal and/or state or the second signal and/or state.
2. The bit-cell circuit of claim 1 , wherein the voltage applied between the third terminal and the first terminal and the voltage applied between the third terminal and the second terminal are applied concurrently.
3. The bit-cell circuit of claim 2 , wherein the first magnetic tunnel junction component comprises one or more free magnetic layers and one or more pinned magnetic layers, wherein at least one of the one or more free magnetic layers are positioned substantially adjacent to the first surface of the metal layer.
4. The bit-cell circuit of claim 3 , wherein the second magnetic tunnel junction component comprises one or more free magnetic layers and one or more pinned magnetic layers, wherein at least one of the one or more free magnetic layers are positioned substantially adjacent to the second surface of the metal layer.
5. The bit-cell circuit of claim 4 , further comprising a circuit configured to apply the voltage between the third terminal and the first terminal at least in part by application of a first signal to a first bit-line to selectively conduct the first signal between the first bit-line and the first terminal at least in part responsive to an assertion of a bit-cell select signal, and wherein the circuit further applies the voltage between the third terminal and the second terminal at least in part by applying a second signal to a second bit-line to selectively conduct the second signal between the second bit-line and the second terminal at least in part to implement an operation to write a first complementary pair of signals and/or states to the first and second magnetic tunnel junction components.
6. The bit-cell circuit of claim 5 , further comprising a circuit configured to apply a logically high voltage level to the third terminal and configured to apply logically low voltage levels to the first and second bit-lines to implement the operation to write the first complementary pair of signals and/or states to the first and second magnetic tunnel junction components, wherein the first complementary pair of signals and/or states represents a value of “0” stored in the first magnetic tunnel component and a value of “1” stored in the second magnetic tunnel component.
7. The bit-cell circuit of claim 5 , further comprising a circuit configured to apply a logically low voltage level to the third terminal and configured to apply logically high voltage levels to the first and second bit-lines to implement an operation to write a second complementary pair of signals and/or states to the first and second magnetic tunnel junction components, wherein the second complementary pair of signals and/or states represents a value of “1” stored in the first magnetic tunnel component and a value of “0” stored in the second magnetic tunnel component.
8. The bit-cell circuit of claim 5 , further comprising a circuit configured to precharge the first and second bit-lines to logically high voltage levels and configured to apply a logically low voltage level to the third terminal, wherein the circuit further selectively couples the first bit-line to the first terminal and selectively couples the second bit-line to the second terminal responsive to a subsequent assertion of the bit-cell select signal, and wherein the circuit further senses a rate of discharge at the first and second bit-lines to implement an operation to read the first complementary pair of signals and/or states stored at the first and second magnetic tunnel junction components.
9. The bit-cell circuit of claim 4 , wherein the first magnetic tunnel junction component changes its magnetization vector orientation at a current greater in magnitude than that at which the second magnetic tunnel junction component changes its magnetization vector.
10. The bit-cell circuit of claim 9 , further comprising: a circuit configured to apply the voltage between the third terminal and the first terminal at least in part by application of a first signal to a first bit-line to selectively conduct the first signal between the first bit-line and the first terminal, wherein the first signal is applied to the first bit-line at least in part responsive to an assertion of a bit-cell select signal, and wherein the circuit further applies the voltage between the third terminal and the second terminal at least in part by application of a second signal to a second bit-line to selectively conduct the second signal between the second bit-line and the second terminal at least in part to implement an operation to store a first complementary pair of signals and/or states representative of values “1” and “0” in the first and second magnetic tunnel junction components, respectively; and a circuit configured to apply a subsequent voltage across the third terminal and the second terminal to store a signal and/or state representative of the value of “1” in the second magnetic tunnel junction component while maintaining the signal and/or state representative of the value of “1” in the first magnetic tunnel junction component.
11. The bit-cell circuit of claim 1 , further comprising a circuit configured to sense a voltage level on a read bit-line selectively and/or variably electrically coupled to the metal layer to implement an operation to read the first and second signals and/or states stored in the first and second magnetic tunnel junction components.
12. A method, comprising: storing, at a first magnetic tunnel junction component abutting a first surface of a metal layer, a signal and/or state representative of a first value by applying only a first voltage between a first terminal at an end of the metal layer and a second terminal of the first magnetic tunnel junction component; and storing, at a second magnetic tunnel junction component abutting a second surface, opposite from the first surface, of the metal layer, a signal and/or state representative of a second value by applying only a second voltage between the first terminal and a third terminal of the second magnetic tunnel junction component, wherein the metal layer is a spin-orbit-torque (SOT) continuous metal layer, and a magnetization vector orientation of one of the first and second magnetic tunnel junction components changes while maintaining a magnetization vector orientation of another of the first and second magnetic tunnel junction components when storing the first signal and/or state or the second signal and/or state.
13. The method of claim 12 , wherein the applying the first voltage and applying the second voltage occur substantially concurrently.
14. The method of claim 13 , wherein the first magnetic tunnel junction component comprises one or more free magnetic layers and one or more pinned magnetic layers, wherein at least one of the one or more free magnetic layers are positioned substantially adjacent to the first surface of the metal layer.
15. The method of claim 14 , wherein the second magnetic tunnel junction component comprises one or more free magnetic layers and one or more pinned magnetic layers, wherein at least one of the one or more free magnetic layers are positioned substantially adjacent to the second surface of the metal layer.
16. The method of claim 15 , further comprising applying the first voltage between the first terminal and the second terminal at least in part by applying a first signal to a first bit-line to selectively conduct the first signal between the first bit-line and the second terminal at least in part responsive to an assertion of a bit-cell select signal, and the applying the second voltage between the first terminal and the third terminal at least in part by applying a second signal to a second bit-line to selectively conduct the second signal between the second bit-line and the third terminal at least in part to implement an operation to write a first complementary pair of signals and/or states to the first and second magnetic tunnel junction components.
17. The method of claim 16 , further comprising applying a logically high voltage level to the first terminal and applying logically low voltage levels to the first and second bit-lines to implement the operation to write the first complementary pair of signals and/or states to the first and second magnetic tunnel junction components, wherein the first complementary pair of signals and/or states represent a value of “0” stored in the first magnetic tunnel component and a value of “1” stored in the second magnetic tunnel component.
18. The method of claim 16 , further comprising applying a logically low voltage level to the first terminal and applying logically high voltage levels to the first and second bit-lines to implement an operation to write a second complementary pair of signals and/or states to the first and second magnetic tunnel junction components, wherein the second complementary pair of signals and/or states represents the value of “1” stored in the first magnetic tunnel component and the value of “0” stored in the second magnetic tunnel component.
19. The method of claim 16 , further comprising: pre-charging the first and second bit-lines to logically high voltage levels and applying a logically low voltage level to the first terminal; selectively electrically coupling the first bit-line to the second terminal; selectively electrically coupling the second bit-line to the third terminal responsive to a subsequent assertion of the bit-cell select signal; and sensing a rate of discharge at the first and second bit-lines to implement an operation to read the first complementary pair of values stored at the first and second magnetic tunnel junction components.
20. The method of claim 15 , wherein the first magnetic tunnel junction component switches its magnetization vector orientation in response to a current higher in magnitude than that at which the second magnetic tunnel junction component switches its magnetization vector orientation.
21. The method of claim 12 , wherein the applying the first voltage between the first terminal of the metal layer and the second terminal of the first magnetic junction component comprises applying the first voltage between the first terminal of the metal layer and the second terminal of the first magnetic junction component at least in part by selectively conducting a first signal between a first bit-line and the second terminal of the first magnetic junction component and wherein the applying the second voltage between the first terminal of the metal layer and the third terminal of the second magnetic junction component comprises applying the second voltage between the first terminal of the metal layer and the third terminal of the second magnetic junction component at least in part by selectively conducting a second signal between a second bit-line and the third terminal of the second magnetic junction component at least in part to implement an operation to store a first complementary pair of signals and/or states representative of values “1” and “0” in the first and second magnetic tunnel junction components, respectively; and applying a subsequent voltage across the first terminal of the metal layer and the third terminal of the second magnetic junction component to store a signal and/or state representative of a value of “1” in the second magnetic tunnel junction component while maintaining the signal and/or state representative of the value of “1” in the first magnetic tunnel junction component.
22. The method of claim 12 , further comprising sensing a voltage level on a read bit-line selectively and/or variably electrically coupled to the metal layer to implement an operation to read the signals and/or states representative of the first and second values stored in the first and second magnetic tunnel junction components.
Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.
November 26, 2018
April 27, 2021
Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.