Methods, systems, and devices for modifying memory bank operating parameters are described. Operating parameter(s) may be individually adjusted for memory banks or memory bank groups within a memory system based on trimming information. The local trimming information for a memory bank or memory bank group may be stored in a fuse set that also stores repair information for the particular memory bank or in a fuse set that also stores repair information for a memory bank in the particular memory bank group. The local trimming information may be applied to operating parameters for particular memory banks or memory bank groups relative to or instead of global adjustments applied to operating parameters of multiple or all of the memory banks in the memory system.
Legal claims defining the scope of protection, as filed with the USPTO.
1. A method, comprising: storing first information comprising a first memory address of a first defective memory element in a first fuse set comprising a first plurality of fuses, wherein a first quantity of the first plurality of fuses is greater than or equal to a first quantity of bits for conveying the first information; identifying a second fuse set comprising a second plurality of fuses, wherein a second quantity of the second plurality of fuses is the same as the first quantity of the first plurality of fuses; selecting, based at least in part on the identifying, a first subset of the second plurality of fuses for conveying second information comprising a second memory address of a second defective memory element and a second subset of the second plurality of fuses for conveying third information related to adjusting an operating parameter of a memory bank in a memory system; and storing, based at least in part on the selecting, the second information in the first subset of the second plurality of fuses and the third information in the second subset of the second plurality of fuses.
2. The method of claim 1 , further comprising: mapping the first subset of the second plurality of fuses to a first set of latches for the memory bank and the second subset of the second plurality of fuses to a second set of latches for the memory bank, wherein the selecting is based at least in part on the mapping; broadcasting the second information and the third information throughout the memory system based at least in part on the mapping; and latching the second information at the first set of latches and the third information at the second set of latches based at least in part on the broadcasting.
3. The method of claim 1 , further comprising: broadcasting the first information throughout the memory system during a first time period; and concurrently broadcasting the second information and the third information throughout the memory system during a second time period.
4. The method of claim 1 , further comprising: adjusting the operating parameter for the memory bank based at least in part on the third information.
5. The method of claim 1 , wherein a second quantity of bits for conveying the second information is less than the first quantity of bits, the method further comprising: determining that the second quantity of the second plurality of fuses is greater than the second quantity of bits, wherein selecting the second subset of the second plurality of fuses to the third information is based on the determining.
6. The method of claim 1 , further comprising: determining that the first quantity of bits is greater than a second quantity of bits for conveying the second information; selecting the first quantity of the first plurality of fuses and the second quantity of the second plurality of fuses to be equal to the first quantity of bits based at least in part on the determining; and configuring a communications bus to support the first quantity of bits based at least in part on the determining.
7. The method of claim 1 , wherein the third information comprises a trimming code for the memory bank, wherein a second quantity of bits for conveying the second information is less than the first quantity of bits, and wherein a third quantity of bits for conveying the third information is less than the second quantity of bits.
8. A memory system, comprising: a memory array; and a controller coupled with the memory array and operable to cause the memory system to: store first information comprising a first memory address of a first defective memory element in a first fuse set in the memory system, the first fuse set comprising a first plurality of fuses, wherein a first quantity of the first plurality of fuses is greater than or equal to a first quantity of bits for conveying the first information; identify a second fuse set in the memory system, the second fuse set comprising a second plurality of fuses, wherein a second quantity of the second plurality of fuses is the same as the first quantity of the first plurality of fuses; select, based at least in part on the identifying, a first subset of the second plurality of fuses for conveying second information comprising a second memory address of a second defective memory element and a second subset of the second plurality of fuses for conveying third information related to adjusting an operating parameter of a memory bank in the memory system; and store, based at least in part on the selecting, the second information in the first subset of the second plurality of fuses and the third information in the second subset of the second plurality of fuses.
9. The memory system of claim 8 , wherein the controller is further operable to cause the memory system to: map the first subset of the second plurality of fuses to a first set of latches for the memory bank and the second subset of the second plurality of fuses to a second set of latches for the memory bank, wherein the selecting is based at least in part on the mapping; broadcast the second information and the third information throughout the memory system based at least in part on the mapping; and latch the second information at the first set of latches and the third information at the second set of latches based at least in part on the broadcasting.
10. The memory system of claim 8 , wherein the controller is further operable to cause the memory system to: broadcast the first information throughout the memory system during a first time period; and concurrently broadcast the second information and the third information throughout the memory system during a second time period.
11. The memory system of claim 8 , wherein the controller is further operable to cause the memory system to: adjust the operating parameter for the memory bank based at least in part on the third information.
12. The memory system of claim 8 , wherein a second quantity of bits for conveying the second information is less than the first quantity of bits, wherein the controller is further operable to cause the memory system to: determine that the second quantity of the second plurality of fuses is greater than the second quantity of bits, wherein selecting the second subset of the second plurality of fuses to the third information is based on the determining.
13. The memory system of claim 8 , wherein the controller is further operable to cause the memory system to: determine that the first quantity of bits is greater than a second quantity of bits for conveying the second information; select the first quantity of the first plurality of fuses and the second quantity of the second plurality of fuses to be equal to the first quantity of bits based at least in part on the determining; and configure a communications bus to support the first quantity of bits based at least in part on the determining.
14. The memory system of claim 8 , wherein the third information comprises a trimming code for the memory bank, wherein a second quantity of bits for conveying the second information is less than the first quantity of bits, and wherein a third quantity of bits for conveying the third information is less than the second quantity of bits.
Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.
February 28, 2020
May 18, 2021
Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.