A method for erasing non-volatile memory including applying a first voltage pulse to a non-volatile memory cell to perform a first erase operation of the non-volatile memory cell and determining that a threshold voltage of the non-volatile memory cell is greater than a test voltage. The method further comprising updating a dedicated memory location with a value; and checking the non-volatile memory cell to determine whether the threshold voltage of the non-volatile memory cell is less than an erase-verify voltage to verify that the first erase operation has been performed successfully.
Legal claims defining the scope of protection, as filed with the USPTO.
1. A method comprising: applying a first voltage pulse to a non-volatile memory cell to perform a first erase operation of the non-volatile memory cell; determining that a threshold voltage of the non-volatile memory cell is greater than a test voltage, the test voltage being less than an erase-verify voltage; updating a dedicated memory location corresponding to the non-volatile memory cell with a value to set a voltage level for a second voltage pulse; and checking the non-volatile memory cell to determine whether the threshold voltage of the non-volatile memory cell is less than the erase-verify voltage to verify that the first erase operation has been performed successfully.
2. The method of claim 1 , further comprising: confirming that the first erase operation has been performed successfully; and applying the second voltage pulse to the non-volatile memory cell to perform a second erase operation of the non-volatile memory cell.
3. The method of claim 2 , wherein the value of the dedicated memory location comprises operating parameters for generating the second voltage pulse.
4. The method of claim 1 , wherein the non-volatile memory cell comprises a floating gate memory cell comprising a bulk region and a control-gate region and wherein the first voltage pulse is applied between the control-gate region and the bulk region.
5. The method of claim 4 , wherein determining the threshold voltage of the non-volatile memory cell is greater than the test voltage comprises applying the test voltage to the control-gate region of the non-volatile memory cell and sensing a current characteristic through a channel of the non-volatile memory cell.
6. The method of claim 1 , further comprising: determining that the threshold voltage of the non-volatile memory cell is greater than the erase-verify voltage; and applying the second voltage pulse to the non-volatile memory cell to complete the first erase operation of the non-volatile memory cell.
7. A non-volatile memory device comprising: a set of non-volatile memory cells, each non-volatile memory cell of the set of non-volatile memory cells comprising a control-gate region and being configured to lose information stored in the non-volatile memory cell when a threshold voltage of the non-volatile memory cell is less than an erase-verify voltage; a biasing circuit configured to apply an erase voltage to each non-volatile memory of the set of non-volatile memory cells between the control-gate region of the non-volatile memory cell and a bulk region of the non-volatile memory cell and being configured to apply a control voltage to the control-gate region of each non-volatile memory cell of the set of non-volatile memory cells; a sensing circuit configured to sense a conduction characteristic of each non-volatile memory cell of the set of non-volatile memory cells indicating whether the threshold voltage of the non-volatile memory cell is less than the control voltage applied to the control-gate region of the non-volatile memory cell; and wherein a control circuit is in communication with the biasing circuit and the sensing circuit and configured to: retrieve a data value from a dedicated memory location corresponding to the set of non-volatile memory cells; execute an erase operation by controlling the biasing circuit to set the erase voltage to a value determined by the data value and to apply the erase voltage to each non-volatile memory cell of the set of non-volatile memory cells to make the threshold voltage of each non-volatile memory cell of the set of non-volatile memory cells less than the erase-verify voltage; execute a test operation to determine whether the threshold voltage of each non-volatile memory cell of the set of non-volatile memory cells is less than a test voltage by controlling the biasing circuit to set the value of the control voltage to the test voltage and to apply the control voltage to each non-volatile memory cell of the set of non-volatile memory cells, the test voltage being less than the erase-verify voltage; and replace the data value in the dedicated memory location with a new data value determined by a result of the test operation.
8. The non-volatile memory device of claim 7 , wherein the control circuit is further configured to execute an erase-verify operation to determine whether the threshold voltage of each non-volatile memory cell of the set of non-volatile memory cells is less than the erase-verify voltage by controlling the biasing circuit to set the value of the control voltage to the erase-verify voltage and to apply the control voltage to each non-volatile memory cell of the set of non-volatile memory cells.
9. The non-volatile memory device of claim 8 , wherein the new data value is equal to the data value when each non-volatile memory cell of the set of non-volatile memory cells is determined to be less than the test voltage.
10. The non-volatile memory device of claim 9 , wherein the new data value is incremented from the data value when at least one non-volatile memory cell of the set of non-volatile memory cells is determined not to be less than the test voltage.
11. The non-volatile memory device of claim 8 , wherein each non-volatile memory cell of the set of non-volatile memory cells comprises a floating gate memory cell.
12. The non-volatile memory device of claim 11 , wherein the control voltage is applied to each non-volatile memory cell of the set of non-volatile memory cells between the control-gate region of the non-volatile memory cell and a source region of the non-volatile memory cell.
13. A method comprising: having a memory array comprising a plurality of sets of non-volatile memory cells each set of non-volatile memory cells comprising a plurality of non-volatile memory cells; applying a first voltage pulse to a selected set of non-volatile memory cells to perform a first erase operation of the selected set of non-volatile memory cells; determining that a threshold voltage of at least one non-volatile memory cell of the selected set of non-volatile memory cells is greater than a test voltage, the test voltage being less than an erase-verify voltage; updating a dedicated memory location corresponding to the selected set of non-volatile memory cells with a value to set a voltage level for a second voltage pulse; and checking the at least one non-volatile memory cell to determine whether the threshold voltage of the at least one non-volatile memory cell is less than the erase-verify voltage to verify that the first erase operation has been performed successfully.
14. The method of claim 13 , further comprising: confirming that the first erase operation has been performed successfully; and applying the second voltage pulse to the selected set of non-volatile memory cells to perform a second erase operation of the selected set of non-volatile memory cells.
15. The method of claim 14 , wherein the value of the dedicated memory location comprises operating parameters for generating the second voltage pulse.
16. The method of claim 13 , wherein each non-volatile memory cell of the plurality of non-volatile memory cells of the selected set of non-volatile memory cells comprises a floating gate memory cell comprising a bulk region and a control-gate region and wherein the first voltage pulse is applied between the control-gate region and the bulk region of each non-volatile memory cell.
17. The method of claim 16 , wherein determining that the threshold voltage of the at least one non-volatile memory cell of the selected set of non-volatile memory cells is greater than the test voltage comprises applying the test voltage to the control-gate region of the at least one non-volatile memory cell of the selected set of non-volatile memory cells and sensing a current characteristic through a channel of the at least one non-volatile memory cell of the selected set of non-volatile memory cells.
18. The method of claim 13 , further comprising: determining that a threshold voltage of one or more non-volatile memory cells of the selected set of non-volatile memory cells is greater than the erase-verify voltage; and applying the second voltage pulse to the selected set of non-volatile memory cells to complete the first erase operation of the non-volatile memory cell.
Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.
July 9, 2020
November 23, 2021
Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.