Methods of enabling and disabling a decoder-side motion vector refinement (DMVR) video decoder and/or encoder are described. One example method includes determining a width (W) and a height (H) of a video block, making a determination, based on a condition of the video block, between enabling and disabling a decoder side motion vector refinement step for a conversion between the video block and a coded representation of the video block, in a case that the determination is enabling, performing the conversion by enabling the decoder side motion vector refinement step; and in a case that the determination is disabling, performing the conversion by disabling the decoder side motion vector refinement step, wherein the decoder side motion vector refinement step includes refining value of a motion vector signaled in the coded representation and using the refined value during the conversion.
Legal claims defining the scope of protection, as filed with the USPTO.
1. A method of video processing, comprising: performing a conversion between a video block and a bitstream of the video block based on at least one of a width and a height of the video block; refraining from applying, in response to a ratio of the width to the height (W/H) being smaller than a first threshold value, a decoder side motion vector refinement step during the conversion; and refraining from applying, in response to the ratio of the width to the height (W/H) being greater than a second threshold value, the decoder side motion vector refinement step during the conversion, wherein W and H are the width and the height of the video block, respectively, and wherein the decoder side motion vector refinement step includes refining a value of a motion vector signaled in the bitstream and using the refined value during the conversion, wherein the decoder side motion vector refinement step is determined to be disabled when W<=T1 or H<=T2, wherein T1 is a third threshold and equal to 4 and T2 is a fourth threshold and equal to 4.
2. The method of claim 1 , wherein the conversion includes decoding the bitstream into pixel values of the video block.
3. The method of claim 1 , wherein the conversion includes encoding pixel values of the video block into the bitstream.
4. The method of claim 1 , wherein the decoder side motion vector refinement step is determined to be disabled when W<=T1 and H<=T2.
5. The method of claim 1 , wherein the decoder side motion vector refinement step is determined to be disabled when W*H<=T0, wherein T0 is a fifth threshold and T0 is an integer value greater than or equal to 1.
6. The method of claim 1 , wherein the decoder side motion vector refinement step is determined to be disabled when W=4 and H=4.
7. The method of claim 1 , wherein the decoder side motion vector refinement step is determined to be disabled when W=4 or H=4.
8. The method of claim 1 , wherein the first threshold value and the second threshold value have fixed values.
9. The method of claim 1 , wherein the second threshold value is equal to 8.
10. The method of claim 1 , wherein in response to an affine mode being applied to the current block, the decoder side motion vector refinement step is refrained from the current block.
11. An apparatus for coding video data comprising a processor and a non-transitory memory with instructions thereon, wherein the instructions upon execution by the processor, cause the processor to: perform a conversion between a video block and a bitstream of the video block based on at least one of a width and a height of the video block; refrain from applying, in response to a ratio of the width to the height (W/H) being smaller than a first threshold value, a decoder side motion vector refinement step during the conversion; and refrain from applying, in response to the ratio of the width to the height (W/H) being greater than a second threshold value, the decoder side motion vector refinement step during the conversion, wherein W and H are the width and the height of the video block, respectively, and wherein the decoder side motion vector refinement step includes refining a value of a motion vector signaled in the bitstream and using the refined value during the conversion, wherein the decoder side motion vector refinement step is determined to be disabled when W<=T1 or H<=T2, wherein T1 is a third threshold and equal to 4 and T2 is a fourth threshold and equal to 4.
12. The apparatus of claim 11 , wherein the conversion includes decoding the bitstream into pixel values of the video block.
13. The apparatus of claim 11 , wherein the conversion includes encoding pixel values of the video block into the bitstream.
14. The apparatus of claim 11 , wherein the decoder side motion vector refinement step is determined to be disabled when W<=T1 and H<=T2.
15. The apparatus of claim 11 , wherein the decoder side motion vector refinement step is determined to be disabled when W*H<=T0, wherein T0 is a fifth threshold and T0 is an integer value greater than or equal to 1.
16. The apparatus of claim 11 , wherein the decoder side motion vector refinement step is determined to be disabled when W=4 and H=4.
17. The apparatus of claim 11 , wherein the decoder side motion vector refinement step is determined to be disabled when W=4 or H=4.
18. A non-transitory computer-readable storage medium storing instructions that cause a processor to: perform a conversion between a video block and a bitstream of the video block based on at least one of a width and a height of the video block; refrain from applying, in response to a ratio of the width to the height (W/H) being smaller than a first threshold value, a decoder side motion vector refinement step during the conversion; and refrain from applying, in response to the ratio of the width to the height (W/H) being greater than a second threshold value, the decoder side motion vector refinement step during the conversion, wherein W and H are the width and the height of the video block, respectively, and wherein the decoder side motion vector refinement step includes refining a value of a motion vector signaled in the bitstream and using the refined value during the conversion, wherein the decoder side motion vector refinement step is determined to be disabled when W<=T1 or H<=T2, wherein T1 is a third threshold and equal to 4 and T2 is a fourth threshold and equal to 4.
19. The non-transitory computer-readable storage medium of claim 18 , wherein the decoder side motion vector refinement step is determined to be disabled in at least one of the following conditions: when W<=T1 and H<=T2; when W*H<=T0, wherein T0 is a fifth threshold and T0 is an integer value greater than or equal to 1; when W=4 and H=4; or when W=4 or H=4.
20. A non-transitory computer-readable storage medium storing a bitstream of a video which is generated by a method performed by a video processing apparatus, wherein the method comprises: generating the bitstream based on at least one of a width and a height of the video block; refrain from applying, in response to a ratio of the width to the height (W/H) being smaller than a first threshold value, a decoder side motion vector refinement step during the conversion; and refrain from applying, in response to the ratio of the width to the height (W/H) being greater than a second threshold value, the decoder side motion vector refinement step during the conversion, wherein W and H are the width and the height of the video block, respectively, and wherein the decoder side motion vector refinement step includes refining a value of a motion vector signaled in the bitstream and using the refined value during the conversion, wherein the decoder side motion vector refinement step is determined to be disabled when W<=T1 or H<=T2, wherein T1 is a third threshold and equal to 4 and T2 is a fourth threshold and equal to 4.
Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.
August 20, 2020
June 14, 2022
Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.