A method for assertion-based formal verification includes executing a plurality of formal verification regression runs on a model of an electronic design; for each of the regression runs, using a unique signature function, calculating and saving a unique signature value for each instantiation of a property of a plurality of properties of the model of the electronic design and a status result for that instantiation of the property in that regression run; and signing off a current version of the model of the electronic device and presenting as a status result for each the instantiations of a plurality of the properties of the current version of the model of the electronic design the preferred status result obtained for that instantiation of the property per the same unique signature value that was calculated for that instantiation of the property in previous runs of the plurality of formal verification regression runs.
Legal claims defining the scope of protection, as filed with the USPTO.
2. The method of claim 1, wherein signing off the current version of the model is possible only if that current version of the model does not include a counter example as a status result.
4. The system of claim 3, wherein signing off the current version of the model is possible only if that current version of the model does not include a counter example as a status result.
6. The non-transitory computer readable storage medium of claim 5, wherein signing off the current version of the model is possible only if that current version of the model does not include a counter example as a status result.
Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.
June 2, 2021
December 6, 2022
Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.