Devices, systems and methods for improving reliability and security of a memory system are described. An example method includes receiving a seed value and a data stream, generating, based on the seed and using a physical unclonable function (PUF) generator, a PUF data pattern, generating, based on the seed, a pseudo-random data pattern, performing a first logic operation on the PUF data pattern and the data stream to generate a result of the first logic operation as a first data sequence, and performing a second logic operation on the pseudo-random data pattern and a second data sequence that is based on the first data sequence to generate a result of the second logic operation as a third data sequence for storage on the memory system, wherein the PUF generator is selected at least in-part based on one or more physical characteristics of the memory system.
Legal claims defining the scope of protection, as filed with the USPTO.
2. The system of claim 1, wherein each of the first logic operation and the second logic operation comprises an XOR operation.
3. The system of claim 1, wherein the second data sequence is identical to the first data sequence.
6. The system of claim 5, wherein the first error correction encoding operation comprises a Bose-Chaudhuri-Hocquenghem (BCH) encoding operation, and wherein the second error correction encoding operation comprises a Reed-Solomon encoding operation.
7. The system of claim 1, wherein the seed value is selected at least in-part based on a logical block address (LBA) or a physical page number (PPN) associated with the memory system.
8. The system of claim 1, wherein the pseudo-random data pattern comprises a uniformly distributed sequence.
10. The method of claim 9, wherein each of the first logic operation and the second logic operation comprises an XOR operation.
11. The method of claim 9, wherein the second data sequence is identical to the first data sequence.
13. The method of claim 9, wherein the seed value is selected at least in-part based on a logical block address (LBA) or a physical page number (PPN) associated with the memory system.
15. The storage medium of claim 14, wherein each of the first logic operation and the second logic operation comprises an XOR operation.
16. The storage medium of claim 14, wherein the first error correction decoding operation comprises a Bose-Chaudhuri-Hocquenghem (BCH) decoding operation, and wherein the second error correction decoding operation comprises a Reed-Solomon decoding operation.
Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.
April 17, 2020
January 31, 2023
Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.