An IC structure includes a semiconductor fin, first and second gate structures, and an isolation structure. The semiconductor fin extends from a substrate. The first gate structure extends above a top surface of the semiconductor fin by a first gate height. The second gate structure is over the semiconductor fin. The isolation structure is between the first and second gate structures, and has a lower dielectric portion embedded in the semiconductor fin and an upper dielectric portion extending above the top surface of the semiconductor fin by a height that is the same as the first gate height. When viewed in a cross section taken along a longitudinal direction of the semiconductor fin, the upper dielectric portion of the isolation structure has a rectangular profile with a width greater than a bottom width of the lower dielectric portion of the isolation structure.
Legal claims defining the scope of protection, as filed with the USPTO.
2. The device of claim 1, wherein the dielectric structure contacts the semiconductor fin at the first position.
3. The device of claim 1, wherein a sidewall of the dielectric structure has a first slope below the first position and a second slope above the first position, and the second slope is different from the first slope.
4. The device of claim 1, wherein the dielectric structure is spaced apart from the first gate stack of the first transistor by a first distance, and spaced apart from a source/drain region of the first transistor by a second distance, and wherein the second distance is smaller than the first distance.
5. The device of claim 1, wherein the dielectric structure comprises more than one material.
7. The IC structure of claim 6, wherein the second angle of the corner is an obtuse angle.
8. The IC structure of claim 6, wherein the first angle of the bottom tip is an acute angle.
9. The IC structure of claim 6, wherein the dielectric structure further comprises a second portion over the first portion, and the second portion has a sidewall with a different slope from a slope of the sidewall of the first portion.
10. The IC structure of claim 6, wherein the dielectric structure further comprises a non-tapered portion above the top surface of the semiconductor fin.
11. The IC structure of claim 6, wherein the dielectric structure comprises more than one material.
12. The IC structure of claim 6, wherein the bottom tip of the dielectric structure is lower than a bottom of the semiconductor fin.
15. The IC structure of claim 14, wherein a sidewall of the lower dielectric portion of the isolation structure has more slope changes than a sidewall of the upper dielectric portion.
16. The IC structure of claim 14, wherein a sidewall of the lower dielectric portion of the isolation structure has a first slope change below bottoms of the source/drain regions of the first and second transistors, and a second slope change above the bottoms of the source/drain regions of the first and second transistors.
17. The IC structure of claim 14, wherein the minimal width of the lower dielectric portion is at a bottommost position of the isolation structure.
18. The IC structure of claim 14, wherein the lower dielectric portion has a maximal width equal to the width of the upper dielectric portion.
19. The IC structure of claim 14, wherein the lower dielectric portion narrows from a topmost position of the lower dielectric portion to a bottommost position of the lower dielectric portion.
20. The IC structure of claim 14, wherein the upper dielectric portion has a top surface level with top surfaces of gates of the first and second transistors.
Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.
July 26, 2021
February 14, 2023
Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.