A device is provided. The device includes an interfacial layer on a semiconductor device channel. The device further includes a dipole layer on the interfacial layer, and a gate dielectric layer on the dipole layer. The device further includes a first work function layer associated with a first field effect transistor device; and a second work function layer associated with a second field effect transistor device, such that the first field effect transistor device and second field effect transistor device each have a different threshold voltage than a first field effect transistor device and second field effect transistor device without a dipole layer.
Legal claims defining the scope of protection, as filed with the USPTO.
2. The method of claim 1, wherein the conversion layer segments are an aluminum containing material selected from the group consisting of aluminum oxide (AlO), titanium-aluminum alloys (TiAl), aluminum metal (Al), and combinations thereof.
3. The method of claim 2, wherein the dipole layer is aluminum oxide (AlO).
4. The method of claim 1, further comprising forming a first work function layer over the capping layer.
5. The method of claim 4, further comprising removing a portion of the first work function layer from a set of the plurality of semiconductor device channels.
7. The method of claim 6, further comprising forming a first work function layer on a first set of the plurality of semiconductor device channels, and forming a second work function material layer on the first work function material layer.
8. The method of claim 7, wherein the plurality of semiconductor device channels includes at least four semiconductor device channels.
9. The method of claim 8, wherein the first set of the plurality of field effect transistor devices includes at least two field effect transistor devices, and the second set of the plurality of field effect transistor devices includes at least two field effect transistor devices.
10. The method of claim 9, wherein one of the first set of the plurality of field effect transistor devices has a threshold voltage higher than another of the first set of the plurality of field effect transistor devices.
11. The method of claim 9, wherein one of the second set of the plurality of field effect transistor devices has a threshold voltage lower than another of the second set of the plurality of field effect transistor devices.
13. The method of claim 12, wherein the conversion layer segments is an aluminum-containing material selected from the group consisting of aluminum oxide (AlO), titanium-aluminum alloys (TiAl), aluminum metal (Al), and combinations thereof.
14. The method of claim 12, wherein each of the plurality of semiconductor device channels are formed by a stack of nanosheet layers.
15. The method of claim 12, wherein the plurality of semiconductor device channels are formed by vertical fins.
16. The method of claim 15, further comprising removing the cover layer and forming a first work function layer on the capping layer on each of the plurality of semiconductor device channels.
17. The method of claim 16, further comprising forming a masking block on a first set of the plurality of vertical fins, and removing the first work function layer and the capping layer from an exposed second set of vertical fins.
18. The method of claim 15, further comprising reducing the height of the cover layer to expose an upper portion of the capping layer on each of the plurality of semiconductor device channels.
19. The method of claim 18, further comprising removing the exposed portions of the capping layer.
20. The method of claim 19, further comprising replacing a portion of the reduced height cover layer with a first work function layer.
Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.
September 22, 2021
March 14, 2023
Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.