An apparatus is described. The apparatus includes a non volatile memory chip. The non volatile memory chip includes an interface to receive access commands, a three dimensional array of non volatile storage cells, and, a controller to orchestrate removal of charge in a column of stacked ones of the non volatile storage cells after a verification process that determined whether or not a particular cell along the column was programmed with a correct charge amount. The removal of the charge pushes the charge out of the column by changing respective word line potentials along a particular direction along the column. Cells that are coupled to the column are programmed in the particular direction. Disturbance of neighboring cells during programming is less along the particular direction than a direction opposite that of the particular direction.
Legal claims defining the scope of protection, as filed with the USPTO.
2. The apparatus of claim 1 wherein the cells are flash cells.
3. The apparatus of claim 1 wherein the particular direction is away from a bit line that is coupled to the second outer node of the second transistor.
4. The apparatus of claim 3 wherein the end of the column opposite the source end is a top end of the column, wherein, the top end is farther away from the non-volatile memory chip's substrate than a bottom end of the column.
5. The apparatus of claim 1 wherein the particular direction is toward a bottom end of the column, wherein, the bottom end is closer to the non-volatile memory chip's substrate than a top end of the column.
6. The apparatus of claim 1 wherein the second charge is positive charge.
7. The apparatus of claim 1 wherein the controller is at least partially implemented with logic circuitry.
9. The apparatus of claim 8 wherein the cells are flash cells.
10. The apparatus of claim 8 wherein the first direction is away from a bit line that is coupled to the second outer node of the second transistor.
11. The apparatus of claim 10 wherein the end of the column opposite the source end is farther away from a semiconductor substrate of the non-volatile memory chip than the source end of the column.
12. The apparatus of claim 8 wherein the first direction is toward a semiconductor substrate of the non-volatile memory chip.
14. The computing system of claim 13 wherein the cells are flash cells.
15. The computing system of claim 13 wherein the particular direction is away from a bit line that is coupled to the second outer node of the second transistor.
16. The computing system of claim 15 wherein the end of the column opposite the source end is a top end of the column, wherein, the top end is farther away from the non-volatile memory chip's substrate than a bottom end of the column.
17. The computing system of claim 13 wherein the particular direction is toward a bottom end of the column, wherein, the bottom end of the column is closer to the non-volatile memory chip's substrate than a top end of the column.
Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.
March 4, 2020
April 4, 2023
Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.