A mixed analog-to-digital converter circuit capable of stabilizing voltages at two ends of a load and reducing output voltage ripples, includes a power supply, a digital converter, an analog converter, and a load assembly. The analog converter includes power supply capacitors arranged in parallel; and when working, the load assembly is connected to corresponding power supply capacitors, and the power supply capacitors not connected to the load assembly are connected to the digital converter. The digital converter includes a component multiplexer connected to input and output ends of a power supply through wires; the component multiplexer includes power supply capacitors arranged in series; the analog converter includes the component multiplexer; two ends of each power supply capacitor in the component multiplexer are respectively connected to input and output ends of the load assembly through discharge wires; and when working, the load assembly is connected to corresponding power supply capacitors.
Legal claims defining the scope of protection, as filed with the USPTO.
3. The mixed analog-to-digital converter circuit according to claim 2, wherein the charge time and discharge time of each power supply capacitor are equal to a circuit switch period Tsw/the number of power supply capacitors N.
4. The mixed analog-to-digital converter circuit according to claim 1, wherein the digital converter is a DC/DC converter.
5. The mixed analog-to-digital converter circuit according to claim 4, wherein the digital converter is a buck converter, or a boost converter, or a resonant converter.
6. The mixed analog-to-digital converter circuit according to claim 5, wherein the charge time and discharge time of each power supply capacitor are equal to a circuit switch period Tsw/the number of power supply capacitors N.
7. The mixed analog-to-digital converter circuit according to claim 4, wherein the charge time and discharge time of each power supply capacitor are equal to a circuit switch period Tsw/the number of power supply capacitors N.
8. The mixed analog-to-digital converter circuit according to claim 1, wherein the charge time and discharge time of each power supply capacitor are equal to a circuit switch period Tsw/the number of power supply capacitors N.
11. The mixed analog-to-digital converter circuit according to claim 10, wherein the charge time and discharge time of each power supply capacitor are equal to a circuit switch period Tsw/the number of power supply capacitors N.
Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.
March 15, 2021
May 16, 2023
Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.