A semiconductor chip or die is mounted at a position on a support substrate. A light-permeable laser direct structuring (LDS) material is then molded onto the semiconductor chip positioned on the support substrate. The semiconductor chip is visible through the LDS material. Laser beam energy is directed to selected spatial locations of the LDS material to structure in the LDS material a pat gstern of structured formations corresponding to the locations of conductive lines and vias for making electrical connection to the semiconductor chip. The spatial locations of the LDS material to which laser beam energy is directed are selected as a function of the position the semiconductor chip which is visible through the LDS material, thus countering undesired effects of positioning offset of the chip on the substrate.
Legal claims defining the scope of protection, as filed with the USPTO.
2. The method of claim 1, comprising providing at least one fiducial mark on said substrate, and wherein said selected spatial locations of the light-permeable LDS material are selected in response to determining the position of the least one semiconductor chip and said at least one fiducial mark on said substrate.
3. The method of claim 1, wherein the electrically-conductive formations comprises lines and vias for making electrical connection to the at least one semiconductor chip.
4. The method of claim 1, wherein the light-permeable LDS material comprises clear molding compound filled with LDS additive particles.
5. The method of claim 4, wherein the clear molding compound has refractive index between 1 and 2 at 589.3 nm.
6. The method of claim 4, wherein said LDS additive particles comprise particles having an average particle size in a nanometer range.
7. The method of claim 4, wherein said LDS additive particles comprise particles providing a filling of about 7% by weight of particles in the light-permeable LDS material.
8. The method of claim 4, wherein said LDS additive particles comprise Cr-oxide particles.
9. The method of claim 1, wherein directing laser beam energy to selected spatial locations of the light-permeable LDS material comprises scanning a laser beam over a surface in the light-permeable LDS material at each selected spatial location where a conductive line is to be formed.
10. The method of claim 1, wherein directing laser beam energy to selected spatial locations of the light-permeable LDS material comprises drilling a cavity into the light-permeable LDS material at each selected spatial location where a conductive via is to be formed.
11. The method of claim 1, further comprising forming a passivation layer over the light-permeable LDS material molded onto the at least one semiconductor chip positioned on the support substrate and having said pattern of electrically-conductive formations thereon.
12. The method of claim 1, further comprising molding light-impermeable package material onto the light-permeable LDS material molded onto the at least one semiconductor chip positioned on the support substrate and having said pattern of electrically-conductive formations thereon.
13. The method of claim 1, further comprising providing at said position on a support substrate a recessed portion and positioning said at least one semiconductor chip at said recessed portion in said support substrate.
14. The method of claim 1, wherein positioning the at least one semiconductor chip on the support substrate comprises positioning two semiconductor chips on the support substrate, wherein molding the light-permeable LDS material is provided over the two semiconductor chips, wherein directing laser beam energy comprises directing laser beam energy to structure a pattern of structured formations over each semiconductor chip, wherein adding electrically-conductive material comprises adding electrically-conductive material to the structured formations form each semiconductor chip, and further comprising singulating between the two semiconductor chips to provide individual devices.
16. The method of claim 15, comprising providing a fiducial mark, and wherein said selected spatial locations are selected in response to determining the position of the semiconductor chip and said fiducial mark.
17. The method of claim 16, wherein the semiconductor chip is mounted to a substrate and the fiducial mark is present on the substrate.
18. The method of claim 15, wherein the electrically-conductive formations comprises lines and vias for making electrical connection to the at least one semiconductor chip.
19. The method of claim 15, wherein the light-permeable LDS material comprises clear molding compound refractive index between 1 and 2 that includes LDS additive particles.
20. The method of claim 19, wherein said LDS additive particles comprise particles having an average particle size in a nonometer range.
21. The method of claim 19, wherein said LDS additive particles comprise Cr-oxide particles.
23. The method of claim 15, further comprising forming a passivation layer over the encapsulating light-permeable LDS material.
24. The method of claim 15, further comprising molding light-impermeable package material over the encapsulating light-permeable LDS material.
Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.
August 25, 2021
February 13, 2024
Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.