A processing device includes a two-dimensional array of processing elements, each processing element including an arithmetic logic unit to perform an operation. The device further includes interconnections among the two-dimensional array of processing elements to provide direct communication among neighboring processing elements of the two-dimensional array of processing elements. A processing element of the two-dimensional array of processing elements is connected to a first neighbor processing element that is immediately adjacent the processing element in a first dimension of the two-dimensional array. The processing element is further connected to a second neighbor processing element that is immediately adjacent the processing element in a second dimension of the two-dimensional array.
Legal claims defining the scope of protection, as filed with the USPTO.
2. The processing device of claim 1, wherein the two-dimensional array is a rectangular array.
3. The processing device of claim 2, wherein the second dimension is orthogonal to the first dimension.
4. The processing device of claim 1, wherein the processing element includes an input selector to select input to the processing element as one of the first neighbor processing element and the second neighbor processing element.
7. The processing device of claim 1, further comprising a plurality of two-dimensional arrays of processing elements stacked to form a three-dimensional array of processing elements.
Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.
August 3, 2023
March 19, 2024
Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.