Methods, systems, and devices for operational code storage for an on-die microprocessor are described. A microprocessor may be formed on-die with a memory array. Operating code for the microprocessor may be stored in the memory array, possibly along with other data (e.g., tracking or statistical data) used or generated by the on-die microprocessor. A wear leveling algorithm may result in some number of rows within the memory array not being used to store user data at any given time, and these rows may be used to store the operating code and possibly other data for the on-die microprocessor. The on-die microprocessor may boot and run based on the operating code stored in memory array.
Legal claims defining the scope of protection, as filed with the USPTO.
2. The apparatus of claim 1, wherein the at least two copies of the instructions comprises a set of Basic Input/Output System (BIOS) code for the microprocessor.
3. The apparatus of claim 1, wherein the at least two copies of the instructions comprises a respective subset of a set of Basic Input/Output System (BIOS) code for the microprocessor.
4. The apparatus of claim 1, wherein the set of memory arrays are configured to store, within the second subset of memory cells, the at least two copies of the instructions in association with a cyclic redundancy check, or an error correcting code, or both.
10. The method of claim 8, wherein the two or more copies of the instructions comprises a set of Basic Input/Output System (BIOS) code for the microprocessor.
11. The method of claim 8, wherein the two or more copies of the instructions comprises a respective subset of a set of Basic Input/Output System (BIOS) code for the microprocessor.
18. The apparatus of claim 16, wherein the first copy and the second copy of the instructions comprises a set of Basic Input/Output System (BIOS) code for the microprocessor.
19. The apparatus of claim 16, wherein the first copy and the second copy of the instructions comprises a respective subset of a set of Basic Input/Output System (BIOS) code for the microprocessor.
20. The apparatus of claim 16, wherein the first copy and the second copy of the instructions is associated with a cyclic redundancy check, or error correcting codes, or both.
Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.
August 10, 2022
April 9, 2024
Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.