An autonomous compute storage device system includes a computing device and a storage device that is coupled to the computing device. The storage device receives a read instruction from a host processing system in the computing device that identifies data stored in a storage subsystem included in the storage device and, in response, performs a read operation to copy the data from the storage subsystem to a memory subsystem accessible to the storage device and provide the data to the host processing system. If the storage device determines that an autonomous compute signature matches the data that was copied to the memory subsystem during the performance of the read operation, it executes an autonomous compute application to perform compute operations that are associated with the data that was copied to the memory subsystem during the performance of the read operation and generate compute operation result(s).
Legal claims defining the scope of protection. Each claim is shown in both the original legal language and a plain English translation.
13. The IHS of claim 7, wherein the IHS is a Non-Volatile Memory express (NVMe) storage device.
A Non-Volatile Memory express (NVMe) storage device is designed to optimize data transfer and management in computing systems. Traditional storage devices often suffer from inefficiencies in command processing, data throughput, and scalability, particularly in high-performance environments. NVMe addresses these issues by leveraging the PCIe interface, which provides lower latency and higher bandwidth compared to older protocols like SATA. The NVMe storage device includes a controller that manages data operations, such as read, write, and erase commands, with improved parallelism and reduced overhead. It also supports advanced features like host memory buffering, queue management, and power management to enhance performance and reliability. The device may include multiple memory components, such as NAND flash arrays, organized in a way that maximizes data access speed and endurance. Additionally, the NVMe storage device may incorporate error correction mechanisms to ensure data integrity. By utilizing NVMe technology, the storage device achieves faster data transfer rates, better scalability, and more efficient resource utilization, making it suitable for applications requiring high-speed data access and processing.
20. The method of claim 14, wherein the storage device is a Non-Volatile Memory express (NVMe) storage device.
This invention relates to data storage systems, specifically methods for managing data in Non-Volatile Memory express (NVMe) storage devices. NVMe is a high-performance, scalable host-controller interface designed to address the needs of enterprise and client systems that utilize PCI Express (PCIe)-based solid-state drives (SSDs). The challenge addressed by this invention is optimizing data handling in NVMe storage devices to improve efficiency, reduce latency, and enhance overall system performance. The method involves a storage device controller that processes data operations, such as read and write commands, for an NVMe storage device. The controller includes a command processing module that receives and interprets these commands, a data transfer module that manages the movement of data between the host system and the storage device, and a status monitoring module that tracks the operational status of the storage device. The method ensures that data operations are executed efficiently by leveraging the parallel processing capabilities of NVMe, which allows multiple commands to be handled simultaneously. Additionally, the method includes error handling mechanisms to detect and correct data integrity issues, ensuring reliable data storage and retrieval. The controller may also implement power management features to optimize energy consumption while maintaining performance. By integrating these components, the invention provides a robust solution for managing data in NVMe storage devices, addressing the need for high-speed, low-latency storage in modern computing environments.
Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.
October 20, 2022
May 14, 2024
Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.