Systems, apparatus and methods are provided for power management of non-volatile storage (NVM) systems. A non-volatile storage system may include a first interface to be coupled to a host, a NVM device, a storage controller including a command queue and a processor, and a second interface coupling the storage controller and the NVM device. The processor may be configured to handle data transfer requests from the host in an active power state, monitor the command queue and a data transfer rate on the first interface, determine that the data transfer rate falls below a predetermined threshold and the command queue is empty, enter a pseudo-idle power state, determine that there is a new command from the host, and exit the pseudo-idle power state and enter the active power state.
Legal claims defining the scope of protection. Each claim is shown in both the original legal language and a plain English translation.
2. The non-volatile storage system of claim 1, wherein the predetermined threshold of the data transfer rate is 500 mega-bytes per second (MB/s).
A non-volatile storage system is designed to optimize data transfer efficiency by dynamically adjusting the number of active channels used for data transfer based on the current data transfer rate. The system monitors the data transfer rate in real-time and compares it to a predetermined threshold. When the transfer rate falls below the threshold, the system reduces the number of active channels to conserve power and resources. Conversely, when the transfer rate exceeds the threshold, the system increases the number of active channels to maximize throughput. The predetermined threshold for the data transfer rate is set at 500 megabytes per second (MB/s). This dynamic adjustment ensures efficient resource utilization while maintaining performance. The system includes a controller that manages the activation and deactivation of channels, a memory module for storing data, and a communication interface for transferring data between the storage system and external devices. The controller continuously evaluates the transfer rate and adjusts the number of active channels accordingly, allowing the system to adapt to varying workload demands. This approach improves energy efficiency and performance in non-volatile storage systems.
3. The non-volatile storage system of claim 1, wherein the data transfer rate is an average bus transfer rate calculated as a size of data transferred within a second.
The invention relates to a non-volatile storage system designed to optimize data transfer efficiency. The system addresses the challenge of accurately measuring and managing data transfer rates in storage devices to improve performance and reliability. The system includes a controller that monitors and calculates the average bus transfer rate, defined as the size of data transferred within a second. This measurement helps in assessing the system's performance and ensuring consistent data handling. The controller also manages data storage and retrieval operations, ensuring that data is written to and read from the storage medium efficiently. The system may include additional features such as error correction mechanisms and wear-leveling algorithms to enhance durability and data integrity. By focusing on the average bus transfer rate, the system provides a standardized metric for evaluating and optimizing data transfer operations in non-volatile storage environments. This approach ensures that the storage system operates at peak efficiency while maintaining reliability and performance under varying workload conditions.
4. The non-volatile storage system of claim 3, wherein the data transfer rate is checked at a frequency of once every millisecond.
A non-volatile storage system monitors and adjusts data transfer rates to optimize performance and reliability. The system includes a controller that measures the data transfer rate between a host device and the storage system. If the measured rate falls below a predefined threshold, the controller dynamically adjusts the transfer rate to maintain efficient data handling. This adjustment may involve modifying parameters such as clock speeds, voltage levels, or error correction mechanisms. The system also checks the data transfer rate at a frequency of once every millisecond to ensure continuous monitoring and timely adjustments. This frequent monitoring allows the system to quickly respond to changes in operating conditions, such as thermal variations or power fluctuations, thereby preventing data loss or performance degradation. The system may also include error detection and correction mechanisms to further enhance reliability. By dynamically adjusting the transfer rate and monitoring performance, the storage system ensures consistent and reliable data access while adapting to varying environmental and operational conditions.
5. The non-volatile storage system of claim 1, wherein the processor is further configured to exit the pseudo-idle power state and enter a sleep state when the data transfer rate has been zero for a first threshold of time and there is no new command in the command queue from the host, and the first threshold of time is in a range of 1 to 3 seconds.
The non-volatile storage system is designed to optimize power consumption by dynamically adjusting its operational states based on activity levels. The system includes a processor and a non-volatile memory, where the processor manages data transfer operations between the host and the memory. To reduce power usage, the processor monitors the data transfer rate and the command queue from the host. When the data transfer rate remains zero for a predefined duration (between 1 to 3 seconds) and no new commands are pending in the queue, the processor transitions from a pseudo-idle power state to a deeper sleep state. This transition ensures energy efficiency by minimizing power consumption during periods of inactivity. The system may also include additional features, such as a command queue for managing host requests and a power management module to control state transitions. The sleep state further reduces power consumption compared to the pseudo-idle state, allowing the system to conserve energy when idle. This approach is particularly useful in portable or battery-powered devices where power efficiency is critical.
6. The non-volatile storage system of claim 1, wherein in the pseudo idle power state, the processor is further configured to turn off on-die termination (ODT) circuits of the second interface.
The invention relates to a non-volatile storage system designed to optimize power consumption during idle states. The system includes a processor and a second interface for data communication. The processor is configured to manage power states, including a pseudo idle power state, where it reduces power consumption by disabling certain components. Specifically, in the pseudo idle power state, the processor turns off on-die termination (ODT) circuits of the second interface. ODT circuits are used to control signal integrity during data transmission, but they consume power when active. By disabling them in the pseudo idle state, the system conserves energy without affecting normal operation. The second interface may be a high-speed data bus or communication link, such as a DDR (Double Data Rate) interface, commonly used in memory and storage devices. The invention addresses the need for energy-efficient operation in storage systems, particularly in devices where power management is critical, such as mobile or battery-powered systems. The system ensures that power is minimized during idle periods while maintaining the ability to quickly transition back to active operation when needed. This approach improves overall energy efficiency without compromising performance.
7. The non-volatile storage system of claim 1, wherein in the pseudo idle power state, the processor is further configured to turn on clock gating and maintain a clock speed for the storage controller that is lower than in the active power state but higher than in any idle power states.
A non-volatile storage system includes a storage controller with a processor that operates in multiple power states to optimize energy efficiency. The system addresses the problem of balancing performance and power consumption in storage devices, particularly in scenarios where the device is not fully idle but also not actively processing data. In a pseudo idle power state, the processor reduces power consumption by enabling clock gating, which selectively disables clock signals to unused components, and maintains a clock speed for the storage controller that is lower than in the active power state but higher than in any idle power states. This intermediate state ensures that the system remains responsive to incoming requests while minimizing unnecessary power draw. The storage controller may also include a memory buffer and a host interface for communication with external devices. The system dynamically adjusts power states based on workload demands, improving energy efficiency without sacrificing performance. This approach is particularly useful in portable or battery-powered storage devices where power management is critical.
9. The method of claim 8, wherein the predetermined threshold of the data transfer rate is 500 mega-bytes per second (MB/s).
A system and method for optimizing data transfer rates in a networked storage environment addresses inefficiencies in data transmission between storage devices and computing systems. The invention monitors the data transfer rate between a storage device and a computing system in real-time and compares it to a predetermined threshold. When the transfer rate falls below this threshold, the system dynamically adjusts the data transfer parameters to improve performance. The predetermined threshold is set at 500 megabytes per second (MB/s), ensuring that data transfers maintain optimal speed and reliability. The system may adjust parameters such as buffer sizes, transmission protocols, or network configurations to achieve the desired transfer rate. This adaptive approach prevents bottlenecks and ensures consistent high-speed data transmission, particularly in environments where large datasets are frequently accessed or transferred. The method is applicable to various storage technologies, including solid-state drives (SSDs), network-attached storage (NAS), and cloud storage systems, enhancing overall system efficiency and user experience.
10. The method of claim 8, wherein the data transfer rate is an average bus transfer rate calculated as a size of data transferred within a second.
A method for optimizing data transfer in a computing system involves calculating an average bus transfer rate to improve performance. The system monitors data transfers over a bus, measuring the size of data transmitted within a specific time interval, such as one second. This calculated rate is used to assess and adjust data transfer efficiency, ensuring optimal performance by dynamically adapting to varying workloads. The method may involve comparing the calculated rate against predefined thresholds to trigger adjustments in transfer protocols, buffer allocations, or other system parameters. By continuously evaluating the average transfer rate, the system can maintain high throughput and minimize latency, particularly in environments with fluctuating data demands. This approach is applicable in high-speed data processing systems, such as those used in servers, networking equipment, or embedded systems, where efficient data transfer is critical. The method ensures that data transfer operations are optimized in real-time, enhancing overall system responsiveness and reliability.
11. The method of claim 10, wherein the data transfer rate is checked at a frequency of once every millisecond.
A system and method for monitoring and optimizing data transfer rates in a communication network. The invention addresses the problem of inefficient data transmission, which can lead to delays, packet loss, and degraded performance in networked systems. The method involves continuously monitoring the data transfer rate between network nodes to ensure optimal performance. A key feature is the periodic checking of the data transfer rate at a high frequency, specifically once every millisecond, to detect and respond to fluctuations in real time. This frequent monitoring allows for rapid adjustments to transmission parameters, such as bandwidth allocation or error correction protocols, to maintain consistent and reliable data flow. The system may also include mechanisms for logging transfer rate data for analysis, enabling long-term optimization of network performance. By dynamically adjusting to changing network conditions, the invention ensures efficient and stable data transmission, reducing latency and improving overall system reliability. The method is particularly useful in high-speed networks where real-time performance is critical, such as in telecommunications, cloud computing, or industrial automation.
12. The method of claim 8, wherein the on-chip internal memory of the storage controller is a Static Random Access Memory (SRAM).
The invention relates to a storage controller system with an on-chip internal memory, specifically a Static Random Access Memory (SRAM), to improve data processing efficiency. The storage controller is designed to manage data storage operations, such as reading and writing data to and from a storage device, while minimizing latency and maximizing throughput. The use of SRAM as the on-chip internal memory provides fast access times and low power consumption, making it suitable for high-performance storage applications. The storage controller includes a data processing unit that handles data transfers between the storage device and a host system, ensuring reliable and efficient data management. The SRAM memory is integrated directly onto the storage controller chip, reducing the need for external memory access and improving overall system performance. This configuration enhances the storage controller's ability to handle large volumes of data with minimal delay, making it ideal for applications requiring high-speed data access and processing. The invention addresses the need for faster and more efficient storage controllers in modern computing systems, particularly in environments where low-latency data access is critical.
13. The method of claim 8, further comprising: turning off on-die termination (ODT) circuits of the second interface in the pseudo idle power state.
This invention relates to power management in electronic systems, specifically for reducing power consumption in memory interfaces during idle states. The problem addressed is the unnecessary power draw from on-die termination (ODT) circuits in memory interfaces when they are not actively transmitting or receiving data. ODT circuits are used to match impedance and reduce signal reflections during active communication, but they continue to consume power even when the interface is idle, leading to inefficient power usage. The invention describes a method for managing power in a system with multiple memory interfaces, where one interface is active while another is in a pseudo idle state. In this pseudo idle state, the interface is not actively transmitting or receiving data but remains powered to allow quick reactivation. The method includes the step of turning off the ODT circuits of the second interface in the pseudo idle state to reduce power consumption. This selective deactivation of ODT circuits during idle periods helps minimize power waste without compromising the ability to quickly resume full operation when needed. The approach is particularly useful in systems where multiple memory interfaces are present, such as in computing devices with multiple memory channels or modules, where power efficiency is critical. By disabling ODT circuits during idle periods, the system achieves lower overall power consumption while maintaining performance when the interface is reactivated.
14. The method of claim 8, further comprising, in the pseudo idle power state, turning on clock gating and maintaining a clock speed for the storage controller that is lower than in the active power state but higher than in any idle power states.
A storage controller operates in multiple power states to balance performance and energy efficiency. In an active power state, the controller operates at full clock speed to handle data operations. In idle power states, the controller reduces power consumption by lowering clock speed or disabling clocks entirely. However, transitioning between these states can introduce latency and inefficiency. To address this, a pseudo idle power state is introduced. In this state, the storage controller maintains a clock speed lower than in the active state but higher than in any idle states. Additionally, clock gating is enabled to further reduce power consumption while keeping the controller responsive. This intermediate state allows the controller to quickly transition between active and idle states without significant latency, improving overall system efficiency. The pseudo idle state ensures that the controller remains ready to handle data operations with minimal delay while conserving energy compared to full active operation. This approach is particularly useful in systems where rapid state transitions are critical, such as in data centers or high-performance computing environments.
16. The non-transitory machine-readable medium of claim 15, wherein the predetermined threshold of the data transfer rate is 500 mega-bytes per second (MB/s).
A system and method for optimizing data transfer operations in a computing environment involves monitoring the data transfer rate between a source device and a destination device. The system detects when the data transfer rate falls below a predetermined threshold, which is set at 500 megabytes per second (MB/s). Upon detecting this condition, the system automatically adjusts one or more operational parameters of the data transfer process to improve performance. These adjustments may include modifying buffer sizes, altering transfer protocols, or reallocating system resources to enhance throughput. The system continuously monitors the transfer rate during the operation and dynamically adjusts parameters as needed to maintain efficient data transfer. This approach ensures that data transfers remain within optimal performance parameters, reducing latency and improving overall system efficiency. The method is particularly useful in high-speed data transfer scenarios where maintaining consistent transfer rates is critical for performance.
17. The non-transitory machine-readable medium of claim 15, wherein the data transfer rate is an average bus transfer rate calculated as a size of data transferred within a second, and checked at a frequency of once every millisecond.
This invention relates to data transfer rate monitoring in computing systems, specifically addressing the need for accurate and frequent measurement of bus transfer rates to optimize performance and reliability. The system involves a non-transitory machine-readable medium storing instructions that, when executed, enable a computing device to monitor and calculate an average bus transfer rate. The transfer rate is determined by measuring the size of data transferred within a one-second interval, providing a precise metric for data throughput. To ensure real-time performance tracking, the system checks this transfer rate at a high frequency of once every millisecond. This frequent sampling allows for rapid detection of performance fluctuations or bottlenecks, enabling dynamic adjustments to data transfer operations. The method includes initializing a timer to measure the one-second interval, tracking the data transferred during this period, and calculating the average transfer rate based on the accumulated data size. The frequent checks at millisecond intervals ensure that the system can respond quickly to changes in transfer conditions, improving overall system efficiency and reliability. This approach is particularly useful in high-performance computing environments where consistent and accurate data transfer monitoring is critical.
18. The non-transitory machine-readable medium of claim 15, wherein the computer instructions, when executed by the hardware processor, further cause the hardware processor to perform: exiting the pseudo-idle power state and entering a sleep state when the data transfer rate has been zero for a first threshold of time and there is no new command in the command queue from the host, and the first threshold of time is in a range of 1 to 3 seconds.
A system and method for managing power states in a storage device involves monitoring data transfer activity and command queues to optimize energy efficiency. The technology addresses the problem of excessive power consumption in storage devices when idle, particularly in scenarios where the device remains in a pseudo-idle state longer than necessary. The solution dynamically transitions the storage device between power states based on real-time activity metrics. Specifically, the system exits a pseudo-idle power state and enters a deeper sleep state when data transfer rates remain at zero for a predefined duration, typically between 1 to 3 seconds, and no new commands are pending in the host's command queue. This ensures the device conserves energy without compromising responsiveness to new requests. The approach leverages hardware processors executing stored instructions to monitor transfer rates and command queues, enabling seamless state transitions. The method is particularly useful in portable or battery-powered devices where power efficiency is critical. The system may also include additional power management features, such as adjusting thresholds based on system load or user preferences, to further enhance energy savings.
19. The non-transitory machine-readable medium of claim 15, wherein the computer instructions, when executed by the hardware processor, further cause the hardware processor to perform: turning off on-die termination (ODT) circuits of the second interface in the pseudo idle power state.
This invention relates to power management in electronic systems, specifically for reducing power consumption in memory interfaces during idle states. The problem addressed is the unnecessary power draw from on-die termination (ODT) circuits in memory interfaces when they are not actively transmitting data, which wastes energy in computing systems. The invention involves a method for managing power states in a memory interface, particularly when transitioning to a pseudo idle state. In this state, the interface is not actively transmitting data but remains partially powered to allow quick reactivation. The key improvement is the selective deactivation of on-die termination (ODT) circuits in the second interface (e.g., a memory controller or memory device) during the pseudo idle state. ODT circuits are typically used to match impedance and reduce signal reflections during data transmission, but they consume power even when idle. By turning them off in the pseudo idle state, the system reduces power consumption without significantly increasing reactivation latency. The method includes monitoring the interface's activity and detecting when it enters the pseudo idle state. Upon detection, the system disables the ODT circuits while keeping other necessary components powered to maintain quick responsiveness. This approach optimizes power efficiency in memory interfaces, particularly in systems where energy conservation is critical, such as mobile or embedded devices. The invention may be implemented in hardware, software, or a combination thereof, and is applicable to various memory technologies, including DDR (Double Data Rate) memory systems.
20. The non-transitory machine-readable medium of claim 15, wherein the computer instructions, when executed by the hardware processor, further cause the hardware processor to perform, in the pseudo idle power state, turning on clock gating and maintaining a clock speed for the storage controller that is lower than in the active power state but higher than in any idle power states.
This invention relates to power management in storage controllers, specifically optimizing power consumption during idle states while maintaining responsiveness. The problem addressed is the inefficiency of conventional storage controllers that either remain in a fully active state, wasting power, or enter a deep idle state, causing delays when resuming operations. The solution involves a pseudo idle power state that balances power savings and performance by selectively enabling clock gating and adjusting clock speeds. In this state, the storage controller reduces its clock speed to a level lower than the active state but higher than any other idle states, ensuring faster wake-up times while conserving energy. The system dynamically transitions between power states based on workload demands, avoiding the latency penalties of deep sleep modes while minimizing unnecessary power draw. This approach is particularly useful in data centers and enterprise storage systems where energy efficiency and performance are critical. The invention includes hardware and software components, with computer instructions executed by a processor to manage these power transitions seamlessly. The pseudo idle state is designed to handle low-activity periods without fully powering down, maintaining readiness for incoming requests.
Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.
April 27, 2022
May 21, 2024
Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.