Patentable/Patents/US-11994898
US-11994898

Clock delay detection method and apparatus, clock delay compensation method and apparatus, terminal, and readable storage medium

PublishedMay 28, 2024
Assigneenot available in USPTO data we have
Inventorsnot available in USPTO data we have
Technical Abstract

A clock delay detection method and apparats, a clock delay compensation method and apparatus, a terminal, and a readable storage medium. The clock delay detection method comprises: transmitting a first synchronization clock to a clock module to be detected by means of a first physical link (S101); receiving a feedback clock transmitted by said clock module by means of a second physical link and adjusted according to a phase of the first synchronization clock (S102); and thus determining the delay of said clock module according to the feedback clock, a self-return clock, a delay parameter corresponding to the first physical link, and a delay parameter corresponding to the second physical link (S103).

Patent Claims
4 claims

Legal claims defining the scope of protection, as filed with the USPTO.

13

13. The clock delay detection device according to claim 12, wherein the first calculating sub-module configured to acquire the phase relationship between the feedback clock and the self-loop back clock comprises, the first calculating sub-module selects clock data from the feedback clock and performs a phase detection on the clock data with the self-loop back clock to determine the phase relationship.

14

14. The clock delay detection device according to claim 12, wherein the first calculating sub-module is configured to acquire at least two phase relationships between the feedback clock and the self-loop back clock, and the second calculating sub-module is configured to determine a corresponding delay value based on each of the at least two phase relationships.

15

15. The clock delay detection device according to claim 14, wherein the fourth calculating sub-module is configured to process the at least two delay values based on a predetermine rule to generate a processed delay value, and to determine the delay based on the processed delay value and the delay parameters.

17

17. A clock delay compensation device, comprising the clock delay detection device according to claim 12 and a compensating module, wherein the compensating module is configured to acquire the delay detected by the clock delay detection device and to compensate for the delay to the clock module to be detected corresponding to the delay.

Classification Codes (CPC)

Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.

Patent Metadata

Filing Date

July 27, 2020

Publication Date

May 28, 2024

Want to explore more patents?

Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.

Citation & reuse

Analysis on this page is generated by Patentable — an AI-powered patent intelligence platform. AI-generated summaries, explanations, and analysis may be reused with attribution and a visible link back to the canonical URL below. Patent abstracts and claims are USPTO public domain.

Cite as: Patentable. “Clock delay detection method and apparatus, clock delay compensation method and apparatus, terminal, and readable storage medium” (US-11994898). https://patentable.app/patents/US-11994898

© 2026 Patentable. All rights reserved.

Patentable is a research and drafting-assistant tool, not a law firm, and does not provide legal advice. Documents we generate are drafts for review by a licensed patent attorney.