A system for securing electronic devices includes a processor, non-transitory machine readable storage medium communicatively coupled to the processor, security applications, and a security controller. The security controller includes computer-executable instructions on the medium that are readable by the processor. The security application is configured to determine a suspicious file from a client using the security applications, identify whether the suspicious file has been encountered by other clients using the security applications, calculate a time range for which the suspicious file has been present on the clients, determine resources accessed by the suspicious file during the time range, and create a visualization of the suspicious file, a relationship between the suspicious file and the clients, the time range, and the resources accessed by the suspicious file during the time range.
Legal claims defining the scope of protection, as filed with the USPTO.
2. The at least one non-transitory machine-readable medium of claim 1, wherein the machine-readable instructions are to cause one or more of the at least one processor circuit to display information regarding a reputation of the at least one web address.
3. The at least one non-transitory machine-readable medium of claim 1, wherein the machine-readable instructions are to cause one or more of the at least one processor circuit to display a source of the second file.
4. The at least one non-transitory machine-readable medium of claim 1, wherein the machine-readable instructions are to cause one or more of the at least one processor circuit to display a frequency at which the at least one web address was accessed over a plurality of time periods.
5. The at least one non-transitory machine-readable medium of claim 1, wherein the machine-readable instructions are to cause one or more of the at least one processor circuit to display a hash of the second file.
6. The at least one non-transitory machine-readable medium of claim 1, wherein the machine-readable instructions are to cause one or more of the at least one processor circuit to display a result of blocking the web address.
8. The apparatus of claim 7, wherein one or more of the at least one processor circuit is to display information regarding a reputation of the at least one web address.
9. The apparatus of claim 7, wherein one or more of the at least one processor circuit is to display a source of the second file.
10. The apparatus of claim 7, wherein one or more of the at least one processor circuit is to display a frequency at which the at least one web address was accessed over a plurality of time periods.
11. The apparatus of claim 7, wherein one or more of the at least one processor circuit is to display a hash of the second file.
12. The apparatus of claim 7, wherein one or more of the at least one processor circuit is to display a result of blocking the web address.
14. The method of claim 13, further comprising displaying information regarding a reputation of the at least one web address.
15. The method of claim 13, further comprising displaying a source of the second file.
16. The method of claim 13, further comprising displaying a frequency at which the at least one web address was accessed over a plurality of time periods.
17. The method of claim 13, further comprising displaying a hash of the second file.
18. The method of claim 13, further comprising displaying a result of blocking the web address.
19. The at least one non-transitory machine-readable medium of claim 1, wherein the web address is a uniform resource locator (URL).
20. The apparatus of claim 7, wherein the web address is a uniform resource locator (URL).
21. The method of claim 13, wherein the web address is a uniform resource locator (URL).
Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.
December 30, 2022
September 3, 2024
Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.