Patentable/Patents/US-12087826
US-12087826

Method for forming a semiconductor structure

PublishedSeptember 10, 2024
Assigneenot available in USPTO data we have
Inventorsnot available in USPTO data we have
Technical Abstract

The present disclosure provides a method for forming a semiconductor structure. The method includes the following operations. A metal layer is formed. An adhesion-enhancing layer is formed over the metal layer. A dielectric stack is formed over the adhesion-enhancing layer. A trench is formed in the dielectric stack. A barrier layer is formed conforming to the sidewall of the trench. A high-k dielectric layer is formed conforming to the barrier layer. A sacrificial layer is formed conforming to the high-k dielectric layer.

Patent Claims
12 claims

Legal claims defining the scope of protection, as filed with the USPTO.

2

2. The method of claim 1, wherein the sacrificial layer is removed by a hydrofluoric vapor (HF) etching operation.

4

4. The method of claim 1, wherein forming the dielectric stack comprises forming a silicon-rich silicon nitride interfacing with the adhesion-enhancing layer.

6

6. The method of claim 1, wherein a top surface of the contact is higher than a top surface of the high-k dielectric layer.

9

9. The method of claim 7, wherein the adhesion-enhancing layer is formed by introducing silane to the metal layer.

10

10. The method of claim 7, wherein the silicon-rich silicon nitride layer contacts the adhesion-enhancing layer.

12

12. The method of claim 11, wherein the barrier layer surrounds the contact and laterally spaces the contact and the dielectric stack.

13

13. The method of claim 11, wherein a portion of the barrier layer is above the dielectric stack.

16

16. The method of claim 14, wherein a top surface of the contact is higher than a top surface of the dielectric stack.

17

17. The method of claim 14, wherein the dielectric stack is separated from the conductive pad.

18

18. The method of claim 14, wherein a first portion of the contact proximal to the metal layer has a first width narrower than a second width of a second portion of the contact distal to the metal layer.

19

19. The method of claim 1, wherein a cross sectional profile of the adhesion-enhancing layer comprises a thicker center and a thinner edge.

20

20. The method of claim 1, wherein forming the adhesion-enhancing layer comprises introducing silane to react with the metal line.

Classification Codes (CPC)

Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.

Patent Metadata

Filing Date

July 29, 2022

Publication Date

September 10, 2024

Want to explore more patents?

Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.

Citation & reuse

Analysis on this page is generated by Patentable — an AI-powered patent intelligence platform. AI-generated summaries, explanations, and analysis may be reused with attribution and a visible link back to the canonical URL below. Patent abstracts and claims are USPTO public domain.

Cite as: Patentable. “Method for forming a semiconductor structure” (US-12087826). https://patentable.app/patents/US-12087826

© 2026 Patentable. All rights reserved.

Patentable is a research and drafting-assistant tool, not a law firm, and does not provide legal advice. Documents we generate are drafts for review by a licensed patent attorney.