A memory system may include a memory device including a plurality of memory areas each configured by a plurality of memory blocks; and a memory controller configured to generate zones each including at least one memory block selected from at least one of the memory areas included in the memory device, manage configuration information for each generated zone, sequentially store data from a first storage location of an open zone among the generated zones during a write operation on the open zone according to an external request, and determine a number of active target memory areas associated with the open zone on a basis of configuration information of the open zone.
Legal claims defining the scope of protection, as filed with the USPTO.
5. The memory system according to claim 4, wherein the memory controller is configured to determine the number of active target memory dies on a basis of a ratio of the number of memory dies associated with the open zone to a total number of the memory dies included in the memory device.
6. The memory system according to claim 4, wherein the memory controller is configured to determine the number of active target memory dies by varying the maximum number of active dies on a basis of a ratio of the number of memory dies associated with the open zone to a total number of the memory dies included in the memory device.
7. The memory system according to claim 4, wherein the memory controller is further configured to generate a plurality of zones by grouping the same or a different number of memory blocks.
Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.
August 5, 2022
September 24, 2024
Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.