Devices, systems, and methods are provided that cause a controller to receive a first command to read or write first data from or to a first logical address; and determine a first mapped logical address that the first logical address is mapped to. A first plurality of logical addresses is mapped to the first mapped logical address and includes the first logical address. The controller reads a first data structure at the first mapped logical address. The first data structure includes a pointer to a first intermediate physical address. The controller reads a second data structure at the first intermediate physical address. The second data structure includes a plurality of pointers to target physical addresses. The plurality of pointers includes a pointer to a first target physical address for the first logical address. The controller reads or writes the first data from or to the first target physical address.
Legal claims defining the scope of protection, as filed with the USPTO.
3. The solid-state storage system of claim 2, wherein the at least one first data structure comprises less than or equal to N−1 number of pointers to target physical addresses stored in cached locations, wherein the respective group of logical addresses that is mapped to the at least one first data structure has N number of logical addresses, and wherein the N−1 number of pointers to target physical addresses is stored in cached locations for the respective group of logical addresses.
4. The solid-state storage system of claim 3, wherein the on-controller memory comprises dynamic random access memory (DRAM), wherein the plurality of first data structures is located in the DRAM, and wherein the plurality of second data structures is located in the plurality of memory devices and absent in the on-controller memory.
6. The solid-state storage system of claim 2, wherein the caching of the alternative pointer is performed in response to reading one of the second data structures, and wherein the alternative pointer comprises one of the second pointer from read second data structure.
7. The solid-state storage system of claim 1, wherein the on-controller memory comprises dynamic random access memory (DRAM), wherein the plurality of first data structures is located in the DRAM, and wherein the plurality of second data structures is located in the plurality of memory devices and absent in the on-controller memory.
10. The method of claim 9, wherein the at least one first data structure comprises less than or equal to N−1 number of pointers to target physical addresses stored in cached locations, wherein the respective group of logical addresses that is mapped to the at least one first data structure has N number of logical addresses, and wherein the N−1 number of pointers to target physical addresses is stored in cached locations for the respective group of logical addresses.
11. The method of claim 10, wherein the on-controller memory comprises dynamic random access memory (DRAM), wherein the plurality of first data structures is located in the DRAM, and wherein the plurality of second data structures is located in the plurality of memory devices and absent in the on-controller memory.
13. The method of claim 9, wherein the caching of the alternative pointer is performed in response to reading one of the second data structures, and wherein the alternative pointer comprises one of the second pointer from read second data structure.
14. The method of claim 8, wherein the on-controller memory comprises dynamic random access memory (DRAM), wherein the plurality of first data structures is located in the DRAM, and wherein the plurality of second data structures is located in the plurality of memory devices and absent in the on-controller memory.
17. The non-transitory computer-readable storage medium of claim 16, wherein the at least one first data structure comprises less than or equal to N−1 number of pointers to target physical addresses stored in cached locations, wherein the respective group of logical addresses that is mapped to the at least one first data structure has N number of logical addresses, and wherein the N−1 number of pointers to target physical addresses is stored in cached locations for the respective group of logical addresses.
18. The non-transitory computer-readable storage medium of claim 17, wherein the on-controller memory comprises dynamic random access memory (DRAM), wherein the plurality of first data structures is located in the DRAM, and wherein the plurality of second data structures is located in the plurality of memory devices and absent in the on-controller memory.
20. The non-transitory computer-readable storage medium of claim 16, wherein the caching of the alternative pointer is performed in response to reading one of the second data structures, and wherein the alternative pointer comprises one of the second pointer from read second data structure.
Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.
January 26, 2023
December 10, 2024
Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.