A computer system includes a physical memory having a first page table and a second page table, and an address translation module. The first page table includes primary page table entries, where each page table entry among the primary page table entries is configured to store a mapping of a virtual memory address to a physical memory address and auxiliary information. The second page table includes secondary page table entries each storing at least one further auxiliary information, where each secondary page table entry corresponds to a primary page table entry in the first page table. The address translation module is configured to, in response to receiving a request from a processor, walk through the first page table to identify a primary page table entry and consecutively identify a location of a corresponding secondary page table entry based on a location of the primary page table entry.
Legal claims defining the scope of protection, as filed with the USPTO.
2. The computer implemented method as claimed in claim 1, wherein the method further comprises retrieving the primary page table entry and the secondary page table entry.
4. The computer implemented method as claimed in claim 3, wherein the method further comprises walking through the first page table to identify the primary page table entry comprising a mapping of a physical address to the virtual address, on the occurrence of the cache miss.
7. The computer system as claimed in claim 6, wherein the address translation module is further configured to retrieve the primary page table entry and the secondary page table entry, optionally wherein the address translation module further copies the primary page table entry and the corresponding secondary page table entry retrieved into a cache.
8. The computer system as claimed in claim 6, wherein the address translation module comprises a cache configured to store a plurality of address translations, each from a virtual memory address to a physical memory address and optionally the cache is a translation look aside buffer (TLB).
10. The computer system as claimed in claim 9, wherein the address translation module walks through the first page table to identify the primary page table entry comprising a mapping of a physical address to the virtual address, on the occurrence of the cache miss.
11. The computer system as claimed in claim 6, wherein the auxiliary information and the further auxiliary information each comprises one or more memory attributes.
12. The computer system as claimed in claim 6, wherein the second page table is stored in the physical memory at a location physically contiguous to the first page table or at a location not physically contiguous to the first page table.
13. The computer system as claimed in claim 6, wherein the second page table is of a same size as the first page table, with the primary and secondary page table entries having the same bit length, or the second page table is of a different size compared to the first page table, with the secondary page table entries having a different bit length compared to the primary page table entries.
14. The computer system as claimed in claim 6, wherein the pre-determined offset is a predetermined fixed offset with each of the secondary page table entries being stored in the physical memory at a fixed same offset from the respective primary page table entry.
15. The computer system as claimed in claim 6, wherein the pre-determined offset is a predetermined variable offset with each secondary page table entry stored in the physical memory at a different offset from the corresponding primary page table entry.
Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.
March 10, 2022
December 31, 2024
Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.