Patentable/Patents/US-12208448
US-12208448

Transient liquid phase bonding compositions and power electronics assemblies incorporating the same

PublishedJanuary 28, 2025
Assigneenot available in USPTO data we have
Inventorsnot available in USPTO data we have
Technical Abstract

A transient liquid phase (TLP) composition includes a plurality of first high melting temperature (HMT) particles, a plurality of second HMT particles, and a plurality of low melting temperature (LMT) particles. Each of the plurality of first HMT particles have a core-shell structure with a core formed from a first high HMT material and a shell formed from a second HMT material that is different than the first HMT material. The plurality of second HMT particles are formed from a third HMT material that is different than the second HMT material and the plurality of LMT particles are formed from a LMT material. The LMT particles have a melting temperature less than a TLP sintering temperature of the TLP composition and the first, second, and third HMT materials have a melting point greater than the TLP sintering temperature.

Patent Claims
18 claims

Legal claims defining the scope of protection, as filed with the USPTO.

1

1. A method, comprising: positioning a TLP bonding layer between a metal substrate and a semiconductor device to form an assembly, the TLP bonding layer comprising first HMT particles, second HMT particles, and LMT particles, wherein: each of the first HMT particles comprise a core-shell structure having a core formed from a first HMT material and a shell formed from a second HMT material, each of the second HMT particles is formed from a third HMT material, and each of the plurality of LMT particles is formed from a LMT material; and heating the assembly to a TLP sintering temperature greater than a melting point of the LMT material to cause the LMT particles to at least partially melt and form a TLP intermetallic layer between the first and second HMT particles, the metal substrate, and the semiconductor device, forming a TLP bond layer between the metal substrate and the semiconductor device having a variation in stiffness of the TLP bond layer, wherein, after heating the assembly, the TLP bonding layer has a graded stiffness along the thickness of the TLP bonding layer between the metal substrate and the semiconductor device.

2

2. The method of claim 1, wherein positioning the TLP bonding layer comprises arranging the first HMT particles within the TLP bonding layer to have a graded average diameter along a thickness of the TLP bonding layer.

3

3. The method of claim 1, wherein positioning the TLP bonding layer comprises arranging the first HMT particles within the TLP bonding layer to have a graded density along a thickness of the TLP bonding layer.

4

4. The method of claim 3, wherein positioning the TLP bonding layer further comprises positioning or laying down a plurality of layers of TLP compositions having different quantities of first HMT particles to achieve the graded density along the thickness of the TLP bonding layer.

5

5. The method of claim 3, wherein positioning the TLP bonding layer to have a graded density further comprises: depositing a first layer comprising a first density of the first HMT particles onto the metal substrate; and depositing a second layer comprising a second density of the first HMT particles onto the first layer.

6

6. The method of claim 5, wherein a thickness of the first layer is equal to a thickness of the second layer.

7

7. The method of claim 5, wherein a thickness of the first layer is not equal to a thickness of the second layer.

8

8. The method of claim 3, wherein positioning the TLP bonding layer to have a graded density further comprises: positioning a first thin foil, formed from the LMT material, onto the metal substrate, wherein a first density of the first HMT particles and the second HMT particles are attached to the first thin foil; and positioning a second thin foil, formed from the LMT material, onto the first thin foil, wherein a second density of first HMT particles and second HMT particles are attached to the second thin foil.

9

9. The method of claim 8, wherein a thickness of the first thin foil is equal to a thickness of the second thin foil.

10

10. The method of claim 8, wherein a thickness of the first thin foil is not equal to a thickness of the second thin foil.

11

11. The method of claim 1, further comprising incorporating the assembly into an inverter circuit.

12

12. The method of claim 1, wherein: the first HMT material is nickel, silver, copper, aluminum, or an alloy thereof; the second HMT material is nickel, silver, copper, or an alloy thereof; the third HMT material is nickel, silver, copper, aluminum, or an alloy thereof; and the LMT material is tin, indium, or an alloy thereof.

13

13. A method, comprising: providing a metal substrate; positioning a first thin foil, formed from a LMT material, onto the metal substrate, wherein a first density of first HMT particles and second HMT particles are attached to the first thin foil, wherein the first HMT particles comprise a core-shell structure having a core formed from a first HMT material and a shell formed from a second HMT material and the second HMT particles are formed from a third HMT material; positioning a second thin foil, formed from the LMT material, onto the first thin foil, wherein a second density of first HMT particles and second HMT particles are attached to the second thin foil; placing a semiconductor device over the second thin foil to form an assembly; heating the assembly to a TLP sintering temperature greater than a melting point of the LMT material to cause LMT particles in the LMT material to at least partially melt and form a TLP intermetallic layer between the first and second HMT particles, the metal substrate, and the semiconductor device, thereby forming a TLP bond layer between the metal substrate and the semiconductor device having a variation in stiffness of the TLP bond layer; and incorporating the assembly into an invertor circuit.

14

14. The method of claim 13, wherein, after heating the assembly, the TLP bonding layer has a graded stiffness between the metal substrate and the semiconductor device.

15

15. The method of claim 13, wherein positioning the first thin foil and positioning the second thin foil is completed such that the first HMT particles within the TLP bonding layer have a graded average diameter along a thickness of the TLP bond layer resulting therefrom.

16

16. The method of claim 13, wherein a thickness of the first thin foil is equal to a thickness of the second thin foil.

17

17. The method of claim 13, wherein a thickness of the first thin foil is not equal to a thickness of the second thin foil.

18

18. A method, comprising: positioning a TLP bonding layer comprising a first layer having a first density of first HMT particles and a second layer having a second density of the first HMT particles between a metal substrate and a semiconductor device to form an assembly, the TLP bonding layer further comprising second HMT particles and LMT particles, wherein: each of the first HMT particles comprise a core-shell structure having a core formed from a first HMT material and a shell formed from a second HMT material, each of the second HMT particles is formed from a third HMT material, and each of the plurality of LMT particles is formed from a LMT material; heating the assembly to a TLP sintering temperature greater than a melting point of the LMT material to cause the LMT particles to at least partially melt and form a TLP intermetallic layer between the first and second HMT particles, the metal substrate, and the semiconductor device, forming a TLP bond layer between the metal substrate and the semiconductor device having a variation in stiffness of the TLP bond layer; and incorporating the assembly into an invertor circuit, wherein, after heating the assembly, the TLP bonding layer has a graded stiffness along the thickness of the TLP bonding layer between the metal substrate and the semiconductor device.

Classification Codes (CPC)

Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.

Patent Metadata

Filing Date

August 25, 2021

Publication Date

January 28, 2025

Want to explore more patents?

Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.

Citation & reuse

Analysis on this page is generated by Patentable — an AI-powered patent intelligence platform. AI-generated summaries, explanations, and analysis may be reused with attribution and a visible link back to the canonical URL below. Patent abstracts and claims are USPTO public domain.

Cite as: Patentable. “Transient liquid phase bonding compositions and power electronics assemblies incorporating the same” (US-12208448). https://patentable.app/patents/US-12208448

© 2026 Patentable. All rights reserved.

Patentable is a research and drafting-assistant tool, not a law firm, and does not provide legal advice. Documents we generate are drafts for review by a licensed patent attorney.