In a semiconductor device including a current mirror circuit, a highly reliable semiconductor device that reduces a variation in a mirror ratio of the current mirror circuit and suppresses a change with time in a pairing property of elements can be provided.
Legal claims defining the scope of protection, as filed with the USPTO.
1. A current mirror circuit comprising: a first semiconductor element group in which a plurality of semiconductor elements are connected in parallel; a second semiconductor element group disposed in a layer identical to the first semiconductor element group and in which a plurality of semiconductor elements are connected in parallel; and a plurality of wirings disposed in an upper layer of the first semiconductor element group and the second semiconductor element group, each of the plurality of wirings having a width greater than a width of each semiconductor element of the first semiconductor element group and the second semiconductor element group, wherein the first semiconductor element group and the second semiconductor element group to constitute a circuit, and the plurality of wirings are disposed such that a combination summation of distances in a lateral direction from each semiconductor element of the first semiconductor element group to a wiring at a position between the first semiconductor element group and the second semiconductor element group is equal to a summation of distances in the lateral direction from each semiconductor element of the second semiconductor element group.
2. The semiconductor device current mirror circuit according to claim 1, wherein the plurality of wirings include a plurality of wirings disposed in a first wiring layer and a plurality of wirings disposed in a second wiring layer different from the first wiring layer, the plurality of wirings of the first wiring layer are disposed such that the summation of distances in the lateral direction from each semiconductor element of the first semiconductor element group to a wiring disposed in the first wiring between the first semiconductor element group and the second semiconductor element group are equal to the summation of distances in the lateral direction from each semiconductor element of the second semiconductor element group to the wiring disposed in the first wiring layer, and the plurality of wirings of the second wiring layer are disposed such that the summation of distances in the lateral direction from each semiconductor element of the first semiconductor element group to the wiring disposed in the second wiring layer at the position between the first semiconductor element group and the second semiconductor element group is equal to the summation of distances in the lateral direction from each semiconductor element of the second semiconductor element group to the wiring disposed in the second wiring layer.
3. The current mirror circuit according to claim 1, wherein the plurality of wirings include a plurality of wirings disposed in a first wiring layer and a plurality of wirings disposed in a second wiring layer different from the first wiring layer, the wiring disposed in the first wiring layer and the wiring disposed in the second wiring layer are disposed so as to overlap each other, and the wiring disposed in the first wiring layer and the wiring disposed in the second wiring layer are disposed such that the summation of distances in the lateral direction from each semiconductor element of the first semiconductor element group to a position where the wiring disposed in the first wiring layer closest to each semiconductor element in the lateral direction overlaps the wiring disposed in the second wiring layer is equal to the summation of distances in the lateral direction from each semiconductor element of the second semiconductor element group to a position where the wiring disposed in the first wiring layer overlaps the wiring disposed in the second wiring layer.
4. The current mirror circuit according to claim 1, wherein the circuit is a current mirror circuit, the first semiconductor element group is a mirror source of the current mirror circuit, and the second semiconductor element group is a mirror destination of the current mirror circuit.
5. The current mirror circuit according to claim 1, further comprising a third semiconductor element group in which a plurality of semiconductor elements are connected in parallel, wherein the circuit is a current mirror circuit, the first semiconductor element group and the second semiconductor element group are a mirror destination of the current mirror circuit, and the third semiconductor element group is a mirror source of the current mirror circuit.
6. The current mirror circuit according to claim 4, further comprising a plurality of semiconductor element groups serving as a mirror destination, wherein each summation of distances in the lateral direction from each semiconductor element in the plurality of semiconductor element groups to the wiring at a position closest in the distance in the lateral direction is equal to a summation of distances in the lateral direction in the first semiconductor element group.
7. The current mirror circuit according to claim 1, wherein the plurality of wirings include a dummy wiring.
8. The current mirror circuit according to claim 1, wherein an arrangement of the plurality of semiconductor elements includes a dummy semiconductor element.
9. A semiconductor device comprising the current mirror circuit according to claim 1.
Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.
May 15, 2020
May 13, 2025
Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.