1-x x 2 1-x x 2 A doped binary oxide high-k gate dielectric has the following formula MNO, wherein M═Hf, Zr, or Si, N═Ta, Nb, Re, Os, or Ru, and 0<x<0.2, or the following formula MPO, wherein M═Hf, Zr, or Si, P═Co, Bi, Fe, Y, Al, or B, and 0<x<0.2. A method for doping a transition metal dichalcogenide layer includes doping a binary oxide high-k gate dielectric layer to provide the aforementioned doped binary oxide high-k gate dielectric and thereby dope the transition metal dichalcogenide layer by surface charge transfer doping.
Legal claims defining the scope of protection, as filed with the USPTO.
A doped binary oxide high-k gate dielectric of the following formula (1): wherein M═Hf, Zr, or Si, N═Ta, Nb, Re, Os, or Ru, and 0<x<0.2, or the following formula (2): wherein M═Hf, Zr, or Si, P═Co, Bi, Fe, Y, Al, or B, and 0<x<0.2.
claim 1 . The doped binary oxide high-k gate dielectric of, wherein the doped binary oxide high-k gate dielectric is a doped binary oxide high-k gate dielectric of formula (1).
claim 2 . The doped binary oxide high-k gate dielectric of, wherein N═Ta.
claim 2 . The doped binary oxide high-k gate dielectric of, wherein N═Nb.
claim 2 . The doped binary oxide high-k gate dielectric of, wherein N═Re.
claim 2 . The doped binary oxide high-k gate dielectric of, wherein N═Os.
claim 2 . The doped binary oxide high-k gate dielectric of, wherein N═Ru.
claim 1 . The doped binary oxide high-k gate dielectric of, wherein the doped binary oxide high-k gate dielectric is a doped binary oxide high-k gate dielectric of formula (2).
claim 8 . The doped binary oxide high-k gate dielectric of, wherein P═Co, Bi, or Fe.
claim 8 . The doped binary oxide high-k gate dielectric of, wherein P═Co.
claim 8 . The doped binary oxide high-k gate dielectric of, wherein P═Bi.
claim 8 . The doped binary oxide high-k gate dielectric of, wherein P═Fe.
claim 2 . The doped binary oxide high-k gate dielectric of, wherein M═Hf.
claim 8 . The doped binary oxide high-k gate dielectric of, wherein M═Hf.
claim 9 . The doped binary oxide high-k gate dielectric of, wherein M═Hf.
claim 1 . A method for doping a transition metal dichalcogenide layer, comprising doping a binary oxide high-k gate dielectric layer to provide a doped binary oxide high-k gate dielectric ofand thereby dope the transition metal dichalcogenide layer by surface charge transfer doping.
claim 16 . The method of, wherein the method is a method for n-doping a transition metal dichalcogenide layer, comprising doping a binary oxide high-k gate dielectric layer to provide a doped binary oxide high-k gate dielectric of formula (1) and thereby n-dope the transition metal dichalcogenide layer by surface charge transfer doping.
claim 16 . The method of, wherein the method is a method for p-doping a transition metal dichalcogenide layer, comprising doping a binary oxide high-k gate dielectric layer to provide a doped binary oxide high-k gate dielectric of formula (2) and thereby p-dope the transition metal dichalcogenide layer by surface charge transfer doping.
claim 18 . The method of, wherein P═Co, Bi, or Fe.
Complete technical specification and implementation details from the patent document.
This application is based on and claims priority from U.S. Provisional Application No. 63/710,442 filed on Oct. 22, 2024 in the U.S. Patent and Trademark Office, the disclosure of which is incorporated herein by reference in its entirety.
1-x x 2 1-x x 2 The subject matter disclosed herein relates to a doped binary oxide high-k gate dielectric of the following formula MNO, wherein M═Hf, Zr, or Si, N═Ta, Nb, Re, Os, or Ru, and 0<x<0.2, or the following formula MPO, wherein M═Hf, Zr, or Si, P═Co, Bi, Fe, Y, Al, or B, and 0<x<0.2.
1 FIG. The use of high-k dielectrics is crucial for reducing the effective oxide thickness in transistors, which in turn allows for smaller and faster device performance. In this regard, the metronomic progress in CMOS transistor density and switching energy over time is shown in.
The performance of Si-based transistors degrades significantly as the channel thickness is reduced below 4 nm. This limits the application of Si-based transistors for making next-generation transistors that are atomically thin and thereby are faster and more energy efficient.
2 FIG. 2 2 2 2 2 To make a transistor such as the one shown insmaller, one approach is geometry scaling, which makes everything in the transistor smaller. Another approach is equivalent scaling, which uses other oxides instead of SiO, where those other oxides have a lower equivalent oxide thickness (EOT) than SiO(that is, oxides which, when used in a smaller layer thickness than SiO, can give the same device metrics as with SiO). In particular, by using high-k materials (e.g., HfO), EOT can be lowered.
3 FIG. 2 Compared to Si-based transistors (SOI in), transition metal dichalcogenide (TMD)-based semiconducting van der Waal's materials (MX, M═Mo, W; X═S, Se) show robust mobility for channels having an atomically thin layer thickness. Further, as they have a layered structure and the different layers are held together with weak forces, these materials are stable in the monolayer limit with no dangling bonds that can degrade device performance.
2 For further showing feasibility of TMDs as alternative channel material to Si, the ability to provide both n-doped and p-doped TMD is needed. TMDs like MoSnaturally form in n-doped. However, controlling the dopant concentration is an important step for device fabrication.
2 Substitution doping of Re of Mo has been proposed to n-dope MoS. However, higher concentration of dopants could make these layers metallic, leading to a short circuit. Further, by design, this approach creates more scattering centers in the channel layer which could affect the mobility of electrons.
4 FIG. Another approach is to use surface charge transfer doping (SCTD) between an organic molecule adsorbate and the TMD layer which naturally occurs for appropriate band alignment (see: The Ionization energy, IE of organic layer is smaller than the electron affinity, EA, of TMDs). Unlike substitution doping, this approach does not degrade the crystal quality. However, adding organic molecules to transistors could lead to engineering challenges like thermal stability and scalability.
The inorganic gate oxide layer that is ever present in a transistor geometry could also lead to SCTD of TMDs.
However, reliable strategies to both p-dope and n-dope TMDs have been largely lacking.
Information disclosed in this Background section has already been known to or derived by the inventors before or during the process of achieving the embodiments of the present application, or is technical information acquired in the process of achieving the embodiments. Therefore, it may contain information that does not form the prior art that is already known to the public.
An object of the disclosure is to provide a new strategy to n-dope and p-dope transition metal dichalcogenides.
By appropriately doping the high-k layer, the present disclosure can achieve n-doping and p-doping of the nearby TMD layer while reducing the SOP that limit the mobility of the TMD layer.
2 2 2 2 2 2 2 In particular, the present disclosure provides a list of chemistries to n-dope and p-dope transition metal dichalcogenides (TMDs: MoS, WSe, MoSe, WS) using a binary oxide high-k gate dielectric like HfO, ZrO, or SiOand chemical combinations of them by n-doping the oxide layer with {Ta, Nb, Re, Os, Ru} within the fractional (x) limit 0<x<0.2 or by p-doping the oxide layer with {Co, Bi, Fe, Y, Al, B} within the fractional (x) limit 0<x<0.2.
The present disclosure allows to n-dope or p-dope TMDs using the existing geometry of gate dielectrics without degrading the device performance by reducing scattering mechanisms while retaining the high-dielectric behavior.
Advantages of the present disclosure include no need for substitution doping of TMDs to n-dope or p-dope. Substitution doping can degrade the device performance as it is creating more defects within the channel. The present approach is a non-invasive approach for doping the channel. Further, the good features (large dielectric values) of having a high-k dielectric are retained within the fractional doping specified in the present disclosure, while the negative attributes (scattering via surface phonons) are also potentially mitigated.
Thus, the present disclosure includes the following embodiments.
A first embodiment of the present disclosure provides a doped binary oxide high-k gate dielectric of the following formula (1):
wherein M═Hf, Zr, or Si, N═Ta, Nb, Re, Os, or Ru, and 0<x<0.2, or the following formula (2):
wherein M═Hf, Zr, or Si, P═Co, Bi, Fe, Y, Al, or B, and 0<x<0.2.
A second embodiment of the present disclosure provides a doped binary oxide high-k gate dielectric of the first embodiment, wherein the doped binary oxide high-k gate dielectric is a doped binary oxide high-k gate dielectric of formula (1).
A third embodiment of the present disclosure provides a doped binary oxide high-k gate dielectric of the second embodiment, wherein N═Ta.
A fourth embodiment of the present disclosure provides a doped binary oxide high-k gate dielectric of the second embodiment, wherein N═Nb.
A fifth embodiment of the present disclosure provides a doped binary oxide high-k gate dielectric of the second embodiment, wherein N═Re.
A sixth embodiment of the present disclosure provides a doped binary oxide high-k gate dielectric of the second embodiment, wherein N═Os.
A seventh embodiment of the present disclosure provides a doped binary oxide high-k gate dielectric of the second embodiment, wherein N═Ru.
A eighth embodiment of the present disclosure provides a doped binary oxide high-k gate dielectric of the first embodiment, wherein the doped binary oxide high-k gate dielectric is a doped binary oxide high-k gate dielectric of formula (2).
A ninth embodiment of the present disclosure provides a doped binary oxide high-k gate dielectric of the eighth embodiment, wherein P═Co, Bi, or Fe.
A tenth embodiment of the present disclosure provides a doped binary oxide high-k gate dielectric of the eighth embodiment, wherein P═Co.
An eleventh embodiment of the present disclosure provides a doped binary oxide high-k gate dielectric of the eighth embodiment, wherein P═Bi.
A twelfth embodiment of the present disclosure provides a doped binary oxide high-k gate dielectric of the eighth embodiment, wherein P═Fe.
A thirteenth embodiment of the present disclosure provides a doped binary oxide high-k gate dielectric of the second embodiment, wherein M═Hf.
A fourteenth embodiment of the present disclosure provides a doped binary oxide high-k gate dielectric of the eighth embodiment, wherein M═Hf.
A fifteenth embodiment of the present disclosure provides a doped binary oxide high-k gate dielectric of the ninth embodiment, wherein M═Hf.
A sixteenth embodiment of the present disclosure provides a method for doping a transition metal dichalcogenide layer, comprising doping a binary oxide high-k gate dielectric layer to provide a doped binary oxide high-k gate dielectric of the first embodiment and thereby dope the transition metal dichalcogenide layer by surface charge transfer doping.
A seventeenth embodiment of the present disclosure provides a method of the sixteenth embodiment, wherein the method is a method for n-doping a transition metal dichalcogenide layer, comprising doping a binary oxide high-k gate dielectric layer to provide a doped binary oxide high-k gate dielectric of formula (1) and thereby n-dope the transition metal dichalcogenide layer by surface charge transfer doping.
An eighteenth embodiment of the present disclosure provides a method of the sixteenth embodiment, wherein the method is a method for p-doping a transition metal dichalcogenide layer, comprising doping a binary oxide high-k gate dielectric layer to provide a doped binary oxide high-k gate dielectric of formula (2) and thereby p-dope the transition metal dichalcogenide layer by surface charge transfer doping.
A nineteenth embodiment of the present disclosure provides a method of the eighteenth embodiment, wherein P═Co, Bi, or Fe.
2 2 2 2 2 2 2 As mentioned above, the present disclosure provides a list of chemistries to n-dope and p-dope transition metal dichalcogenides (TMDs: MoS, WSe, MoSe, WS) using a binary oxide high-k gate dielectric like HfO, ZrO, or SiOand chemical combinations of them by n-doping the oxide layer with {Ta, Nb, Re, Os, Ru} within the fractional (x) limit 0<x<0.2 or by p-doping the oxide layer with {Co, Bi, Fe, Y, Al, B} within the fractional (x) limit 0<x<0.2.
2 2 2 HfOis a well studied high-k dielectric binary oxide. The band alignment of HfOis not directly favorable for substrate n-doping TMDs—the CBM of pristine HfOis above the VBM of TMDs.
5 FIG. 5 FIG. 6 6 FIGS.A-F 1 1 x x x 2 2 2 2 x 2 2 shows graphs considering TMD interfaced with Hf (-) MOwhere the interface HfOlayer is replaced by MOlayer (results in this figure are for WSe). The subfigures inare shown individually in. The band alignment of Hf (-) MOinterfaced with WSeshows that the CBM of TMD layer is occupied, thereby doping the TMD layer. The charge is transferred from the interface TMD layer.
7 7 FIGS.A andB 7 FIG.A 7 FIG.B 2 2 2 show the charge transferred to the TMD layer for various dopant candidates to dope Hf in HfOinterface layer. In particular,is a graph showing the charge transferred to the TMD layer for various n-dopants (Ta, Nb, Re, Os, Ru) to dope Hf in an HfOinterface layer, andis a graph showing the charge transferred to the TMD layer for various p-dopants (Co, Bi, Fe, Y, Al, B) to dope Hf in an HfOinterface layer.
2 Thus, the present disclosure shows cation doping of HfOwith transition metals whose oxides lead to a charge transfer from the oxide layer to the TMD layer.
8 FIG. 2 2 2 shows the ionization energy of typical oxides used as dielectrics estimated by computing the vacuum levels and the valance bands of a monolayer slab of oxide. Assuming that the relative position of the dopant bands relative to the shared oxygen atoms are the same, the relative band shift between the different surfaces can be estimated by computing the ionization energies of the surfaces. Given that the dopant levels are lower (SiO) or similar (ZrO) in energy to HfO, they are expected to transfer electrons to TMD.
Thus, the results provided by the present disclosure reveal that the relative band alignment in conventional high-k oxides can be modified by the doping strategy of the present disclosure. This should result in n-doping or p-doping the neighboring TMD layer. For doping in the range 0<x<0.2, the dielectric constant of the high-k layer is expected to retained with 80% accuracy.
9 9 FIGS.A-E As supplemental information,are graphs showing the density of states vs. energies for various dopants, namely, the n-dopants Nb, Ta, Re, Ru, and Os, respectively.
The atomic doping of the high-k layer in the present disclosure can be achieved using typical growth methods like thermal oxidation, atomic layer deposition, pulsed laser deposition, chemical vapor deposition, plasma oxidation, wet anodization or other chemical treatments.
By carrying out a method like one of the above methods, a structure of the present disclosure can be obtained.
2 The present disclosure can be used to improve the performance of existing transistors by integrating atomically thinD materials as channel layers.
The foregoing is illustrative of exemplary embodiments and is not to be construed as limiting the disclosure. Although a few exemplary embodiments have been described, those skilled in the art will readily appreciate that many modifications are possible in the above embodiments without materially departing from the disclosure.
Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.
March 10, 2025
April 23, 2026
Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.