Patentable/Patents/US-6098278
US-6098278

Method for forming conductive epoxy flip-chip on chip

PublishedAugust 8, 2000
Assigneenot available in USPTO data we have
Inventorsnot available in USPTO data we have
Technical Abstract

Patent Claims
14 claims

Legal claims defining the scope of protection, as filed with the USPTO.

1

1. The method comprising the steps of: providing a first flip chip having at least one first die; connecting a second flip chip having at least one second die directly to the top of said first flip chip; and disposing electrically conductive epoxy means between said second flip chip and said top of said first flip chip to form an electrical connection between said first flip chip and said second flip chip and the respective first and second die.

2

2. The method comprising the steps of: providing a plurality of semiconductor chips each having at least one first die; vertically interconnecting said plurality of chips on top of one another to form an electrically interconnected stack of chips and the respective first die; connecting a flip chip having at least one second die directly to the top chip of said stack of chips; and disposing electrically conductive epoxy means between said flip chip and said top chip to form an electrical connection between said flip chip and said top chip and the respective second die and the first die on the top chip.

3

3. The method comprising the steps of: providing a semiconductor wafer having a plurality of first flip-chips formed thereon, each of said first flip chips each having at least one first die; providing a plurality of second flip chips each having at least one second die; connecting each one of said second flip chips directly to a respective one of said plurality of first flip-chips; and disposing electrically conductive epoxy means between the respective first flip-chip and second flip-chip connections to form an electrical connection between said respective first flip-chip and second flip chip connections and the respective first and second die.

4

4. The method comprising the steps of: providing a first flip-chip and a second flip-chip where said first flip-chip and said second flip-chip each include at least one first die and at least one second die, respectively, a plurality of terminals and a plurality of inner bond pads; covering said flip chip with a first insulation layer; exposing a first plurality of holes in said first insulation layer so as to expose said inner bond pads; disposing at least one metal layer over said first insulation layer in contact with said inner pads; disposing at least one second insulation layer over said metal layer; exposing a second plurality of holes in said second insulation layer so as to expose selected portions of said metal layer to form external connection points; and disposing electrically conductive epoxy means between said external connection points of said first flip-chip and said second flip-chip, thereby electrically connecting said first flip-chip and said second flip-chip and the respective first and second die.

5

5. The method as in claim 4, including the step of disposing said second flip chip face down on said first flip chip such that said external connection points are positioned directly above one another.

6

6. The method comprising the steps of: providing a first flip chip and a second flip chip where said first flip chip and said second flip chip each include at least one first die and at least one second die, respectively, a plurality of terminals and a plurality of inner bond pads; covering each flip chip with a first insulation layer, exposing a first plurality of holes in said first insulation layer so as to expose said inner bond pads, disposing a metal layer over said first insulation layer in contact with said inner bond pads, disposing a second insulation layer over said metal layer, exposing a second plurality of holes in said second insulation layer so as to expose selected portions of said metal layer to form external connection points, said external connection points being located internally on said flip-chip; disposing said second flip-chip face down on said first chip face-down such that said external connection points are positioned directly above said terminals on said first chip; and disposing electrically conductive epoxy between said external connection points of said first flip-chip and said second flip first chip, thereby electrically connecting said first flip chip to said second flip chip and the respective first and second die.

7

7. The method comprising the steps of: providing a first flip-chip and a second flip-chip where said first flip-chip and said second flip-chip each include at least one first die and at least one second die, respectively, a plurality of terminals and a plurality of inner bond pads; covering said flip chip with a first insulation layer; exposing a first plurality of holes in said first insulation layer so as to expose said inner bond pads; disposing a plurality of metal layers over said first insulation layer in contact with said inner pads; disposing a plurality of second insulation layers over a respective one of said metal layers; exposing a second plurality of holes in said second insulation layers so as to expose selected portions of said metal layers to form external connection points; and disposing electrically conductive epoxy means between said external connection points of said first flip-chip and said second flip-chip, thereby electrically connecting said first flip-chip and said second flip-chip and the respective first and second die.

8

8. The method comprising the steps of: providing a first flip chip having at least one first die; connecting a second flip chip having at least one second die directly to the top of said first flip chip; and disposing electrically conductive epoxy means between said second flip chip and said top of said first flip chip to form an electrical connection between said first flip chip and said second flip chip and the respective first and second die and to maintain a predetermined distance between said first flip chip and said second flip chip.

9

9. The method as in claim 8 wherein the predetermined distance is maintained by using glass spheres.

10

10. The method comprising the steps of: providing a plurality of semiconductor chips each having at least one first die; vertically interconnecting said plurality of chips on top of one another to form an electrically interconnected stack of chips and the respective first die; connecting a flip chip having at least one second die directly to the top chip of said stack of chips; and disposing electrically conductive epoxy means between said flip chip and said top chip to form an electrical connection between said flip chip and said top chip and to maintain a predetermined distance between said flip chip and said top flip chip and the second die and the respective first die.

11

11. The method as in claim 10 wherein the predetermined distance is maintained by using glass spheres.

12

12. The method comprising the steps of: providing a semiconductor wafer having a plurality of first flip-chips formed thereon, said first flip chips each having at least one first die; providing a plurality of second flip chips each having at least one second die; connecting each one of said second flip chips directly to a respective one of said plurality of first flip-chips; and disposing electrically conductive epoxy means between the respective first flip-chip and second flip-chip connections to form an electrical connection between said respective first flip-chip and second flip chip connections and said top chip and the respective first and second die and to maintain a predetermined distance between said first flip chip and said second flip chip.

13

13. The method as in claim 12 wherein the predetermined distance is maintained by using glass spheres.

14

14. The method comprising the steps of: providing a first group of flip chips each having at least one first die; connecting a respective one of a second group of flip chips each having at least one second die directly to the top of a respective one of said first group of flip chips; disposing electrically conductive epoxy means between the respective ones of said second group of flip chips and said first group of flip chips to form an electrical connection therebetween and the respective first and second die; and vertically interconnecting said first group of flip chips to a baseplate to form an electrically interconnected stack of chips.

Classification Codes (CPC)

Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.

Patent Metadata

Filing Date

Unknown

Publication Date

August 8, 2000

Want to explore more patents?

Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.

Citation & reuse

Analysis on this page is generated by Patentable — an AI-powered patent intelligence platform. AI-generated summaries, explanations, and analysis may be reused with attribution and a visible link back to the canonical URL below. Patent abstracts and claims are USPTO public domain.

Cite as: Patentable. “Method for forming conductive epoxy flip-chip on chip” (US-6098278). https://patentable.app/patents/US-6098278

© 2026 Patentable. All rights reserved.

Patentable is a research and drafting-assistant tool, not a law firm, and does not provide legal advice. Documents we generate are drafts for review by a licensed patent attorney.