An integrated memory in which the plate lines run parallel to the bit lines and are driven by the column decoder. The effect achieved by the fact that each plate line is connected to the memory cells of the associated bit line is that only those memory cells whose associated bit line is required for the respective memory access are affected by the pulsed signals of the plate line. Therefore, only the potential of that bit line which is currently required for a data transfer is influenced by pulsed signals on the associated plate lines.
Legal claims defining the scope of protection, as filed with the USPTO.
1. An integrated memory, comprising: bit lines; word lines; crossover points where said bit lines crossover said word lines; memory cells that are configured at said crossover points, each one of said memory cells including at least one selection transistor having a control terminal that is connected to one of said word lines, each one of said memory cells including a storage capacitor having a first electrode that is remote from said selection transistor and a second electrode, said selection transistor connecting said second electrode of said storage capacitor to one of said bit lines; plate lines for carrying pulsed signals, each one of said plate lines connected to said first electrode of said storage capacitor of a respective one of said memory cells, said plate lines configured parallel to said bit lines; a row decoder for addressing said word lines; a column decoder for selecting at least one of said plate lines in dependence on a column address; sense amplifiers for amplifying data that are read from said memory cells, each one of said sense amplifiers are respectively connected to at least two of said bit lines which are assigned different column addresses; control units for performing a function that is selected from the group consisting of supplying input signals to said sense amplifiers, forwarding output signals from said sense amplifiers, and activating said sense amplifiers, said control units including first switching elements and second switching elements; and data lines for transferring the data that have been read from said memory cells and that have been amplified by said sense amplifiers, said second switching elements connecting said data lines to said sense amplifiers; a respective one of said plate lines and at least one of said bit lines are connected to a given one of said memory cells; said sense amplifiers are connected to a respective one of said bit lines by a respective one of said first switching elements; each one of said first switching elements including a control terminal that is connected to said column decoder; each one of said second switching elements including a control terminal; said plate lines defining groups of said plate lines; each one of said groups of said plate lines is respectively assigned to said at least two of said bit lines that are connected to a respective one of said sense amplifiers; and each one of said groups of said plate lines is connected, using an OR function, to said control terminal of one of said second switching elements, said one of said second switching elements is connected to a respective one of said sense amplifiers.
2. The integrated memory according to claim 1 , wherein: each one of said groups of said plate lines includes one of said plate lines that is assigned to one of said at least two bit lines; said column decoder has outputs; and said control terminal of each one of said first switching elements is connected to one of said outputs of said column decoder by said one of said plate lines that is assigned to said one of said at least two bit lines.
3. The integrated memory according to claim 2 , wherein: each one of said control units includes an activation unit that is assigned to a respective one of said sense amplifiers, said activation unit having an activation input for activating the respective one of said sense amplifiers; and said activation input of each one of said control units is connected to a respective one of said outputs of said column decoder by one of said plate lines of a respective one of said groups of said plate lines.
4. The integrated memory according to claim 1 , wherein: each one of said groups of said plate lines includes one of said plate lines that is assigned to one of said at least two bit lines; said column decoder has outputs; each one of said control units includes an activation unit that is assigned to a respective one of said sense amplifiers, said activation unit having an activation input for activating the respective one of said sense amplifiers; and said activation input of each one of said control units is connected to a respective one of said outputs of said column decoder by one of said plate lines of a respective one of said groups of said plate lines.
5. The integrated memory according to claim 4 , wherein said plate lines are connected, using said OR function, to said activation input of said activation unit of each one of said control units.
6. The integrated memory according to one of claim 1 , wherein: said column decoder has outputs; and said control terminal of each one of said second switching elements is connected to a respective one of said outputs of said column decoder by one of said plate lines of a respective one of said groups of said plate lines.
7. The integrated memory according to claim 1 , wherein said storage capacitor of each one of said memory cells includes a ferroelectric dielectric.
Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.
October 1, 2001
August 6, 2002
Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.