The method comprises forming a plurality of wiring pattern layers on the front surface of a substrate. In the process of forming the wiring pattern layers, an insulator protection film keeps covering over the wiring pattern on the back surface of the substrate. When the formation of the wiring pattern layers has been completed on the front surface of the substrate, a penetrating hole is bored in the cured or hardened insulator protection film. The penetrating hole may be utilized as a conductive via or a conductive through hole. A wiring pattern layer is then formed over the hardened insulator protection film on the back surface of the substrate. It is possible to omit an additional process for removing the insulator protection film. The method contributes to further facilitation of production process and further reduction in production cost.
Legal claims defining the scope of protection, as filed with the USPTO.
1. A method of producing a double-sided circuit board including wiring patterns over front and back surfaces of a substrate, comprising: sticking an insulator protection film on the back surface of the substrate prior to formation of a thin film wiring pattern layer over the front surface of the substrate; and mounting an electronic component on the back surface of the substrate, keeping the insulator protection film clinging to the back surface of the substrate, after the formation of the thin film wiring pattern layer.
2. The method of producing a double-sided circuit board according to claim 1 , further comprising subjecting the insulator protection film to a dry process so as to bore a penetrating hole through the insulator protection film when the electronic component is to be mounted.
3. The method of producing a double-sided circuit board according to claim 2 , wherein a laser beam is employed to bore the penetrating hole.
4. The method of producing a double-sided circuit board according to claim 1 , further comprising forming a plurality of thin film pattern layers over the front surface of the substrate after the formation of the insulator protection film.
5. The method of producing a double-sided circuit board according to claim 4 , further comprising subjecting the insulator protection film to a dry process so as to bore a penetrating hole through the insulator protection film when the electronic component is to be mounted.
6. The method of producing a double-sided circuit board according to claim 5 , wherein a laser beam is employed to bore the penetrating hole.
7. A method of producing a double-sided circuit board including wiring patterns over front and back surfaces of a substrate, comprising: forming an insulator protection film on the back surface of the substrate prior to formation of a thin film wiring pattern layer over the front surface of the substrate; forming at least a thin film wiring pattern layer over the front surface of the substrate, keeping the insulator protection film on the back surface of the substrate; and boring a penetrating hole through the insulator protection film clinging to the back surface of the substrate.
8. The method of producing a double-sided circuit board according to claim 7 , wherein a dry process is employed to bore the penetrating hole.
9. The method of producing a double-sided circuit board according to claim 8 , wherein a laser beam is employed to bore the penetrating hole.
10. The method of producing a double-sided circuit board according to claim 7 , further comprising forming a plurality of thin film wiring pattern layers over the front surface of the substrate after the formation of the insulator protection film.
11. The method of producing a double-sided circuit board according to claim 10 , wherein a dry process is employed to bore the penetrating hole.
12. The method of producing a double-sided circuit board according to claim 11 , wherein a laser beam is employed to bore the penetrating hole.
Cooperative Patent Classification codes for this invention. Click any code to explore related patents in that topic.
June 29, 2000
March 4, 2003
Browse 5M+ US patents with plain-English claim translations and AI-generated analysis.